

## Article

# A Design of Ambient RF Energy Harvester with Sensitivity of $-21$ dBm and Power Efficiency of a 39.3% Using Internal Threshold Voltage Compensation

Danial Khan <sup>1</sup>, Hamed Abbasizadeh <sup>1</sup>, Sang-Yun Kim <sup>1</sup>, Zaffar Hayat Nawaz Khan <sup>1</sup>, Syed Adil Ali Shah <sup>1</sup>, Young Gun Pu <sup>1</sup>, Keum Cheol Hwang <sup>1</sup> , Younggoo Yang <sup>1</sup>, Minjae Lee <sup>2</sup> and Kang-Yoon Lee <sup>1,\*</sup>

<sup>1</sup> College of Information and Communication Engineering, Sungkyunkwan University, Seoul 16419, Korea; danialkhan@skku.edu (D.K.); hamed@skku.edu (H.A.); ksy0501@skku.edu (S.-Y.K.); zaffar@skku.edu (Z.H.N.K.); adilshah@skku.edu (S.A.A.S.); hara1015@naver.com (Y.G.P.); khwang@skku.edu (K.C.H.); yang09@skku.edu (Y.Y.)

<sup>2</sup> School of Electrical Engineering and Computer Science, Gwangju Institute of Science and Technology, Gwangju 61005, Korea; minjae@gist.ac.kr

\* Correspondence: klee@skku.edu; Tel.: +82-31-299-4954

Received: 4 April 2018; Accepted: 10 May 2018; Published: 15 May 2018



**Abstract:** In this paper, a low-power reconfigurable ambient Radio Frequency to Direct Current power (RF–DC) converter using an internal threshold voltage cancellation (IVC) scheme with an auxiliary transistors block is presented. A maximum power point tracking (MPPT) algorithm is implemented in order to maintain the high efficiency by automatically selecting the number of stages. The proposed reconfigurable converter efficiently converts the RF signals to DC voltage by dynamically controlling the threshold voltage of the forward and reversed-biased transistors in the primary rectification body. During positive half-cycle, the proposed RF–DC converter reduces the voltage drop across the forward-biased transistors, which results in increased harvested power and output DC voltage. During negative half cycle, the proposed rectifier minimizes the reverse leakage current and prevents the loss of energy stored in the prior stages. A five-stage internal threshold compensated power converter is designed in  $0.18\ \mu\text{m}$  Complementary Metal-Oxide-Semiconductor (CMOS) technology with an active die area of  $360\ \mu\text{m} \times 160\ \mu\text{m}$ , while the Maximum Power Point Tracking (MPPT) occupies an active die area of  $730\ \mu\text{m} \times 280\ \mu\text{m}$ . The proposed scheme obtains maximum post-simulated power conversion efficiency (PCE) of 39.3% when input power level is  $-15$  dBm and produces an output voltage of 3.3 V for a load of  $1\ \text{M}\Omega$  and at a frequency of 900 MHz. The proposed scheme achieves a voltage sensitivity of 1V at a remarkably low input power of  $-21$  dBm for a  $1\ \text{M}\Omega$  load.

**Keywords:** Radio Frequency to Direct Current converter (RF–DC); Internal threshold voltage cancellation (IVC); RF energy harvester; Power conversion efficiency (PCE); Maximum Power Point Tracking (MPPT)

## 1. Introduction

In recent years, harvesting energy from an ambient environment has attracted a great deal of attention and has become a promising substitute for the battery to supply low-power electronic devices, especially for the internet of things (IoT), wireless sensor networks (WSN), wearable electronic devices, and biomedical implantable devices [1]. Radio frequency (RF) energy harvesting has increasingly

become one of the most prominent methods for feeding low-power electronic devices [2]. The incoming RF signal in the RF energy harvesting has a limited, making the efficient conversion of an RF signal to direct current (DC) voltage a major challenge.

Figure 1 shows a block diagram of the RF energy harvesting system. An antenna receives the incident RF signal, sends it to the impedance matching network that matches the input impedance of the rectifier with the antenna, and transfers the maximum power from the antenna to the rectifier. The RF–DC converter converts the input RF power to output DC power. The storage element stores the DC voltage and finally supplies it to the load.




Figure 1. Block diagram of Radio Frequency (RF) energy harvester.

A number of solutions have been proposed for the reduction of threshold voltage drop and for minimizing the reverse leakage current of the RF rectifier devices. Schottky diodes [3,4] having very low turn-on voltage and low- $V_{th}$  transistors [5,6] have been used in technology-based approach. The main drawback of this approach is the additional fabrication steps that increase the production cost. In [7], a self-biasing technique is used. A DC bias voltage is achieved by matching network, which is used as off-chip. This technique occupies a large area and consumes more power. In [8], the rectifier circuit consists of N-type Metal-Oxide-Semiconductor (NMOS) transistors, of which the body is connected to the ground. This results in body effect phenomena that increases the threshold voltage of the NMOS transistors. Authors in [9] used the additional circuit to control the transistor's body terminal dynamically. In [10], triple-well MOS transistors are used in order to generate substrate current but such kind of transistors are not available in all standard Complementary Metal-Oxide-Semiconductor (CMOS) processes. In [11], compensating voltage is generated and stored by the capacitor at the gate-source terminal of the MOS transistor. This approach occupies large area due to large value of resistor and capacitor. In [12], active sensors or active Radio-Frequency Identification (RFID) are employed with active techniques that require external power source and eventually results in additional production cost. An adaptive threshold voltage compensated technique is utilized in [13] to compensate the voltage drop across the transistors used in the rectification circuit. Authors in [14] discussed multilevel threshold compensation in hybrid rectifiers. Increasing the compensation level causes a decrease in the voltage drop across the forward-biased transistors, but also increases the reverse current. A differential circuit with cross-coupled bridge configuration [15,16] requires a differential antenna and triple-well NMOS transistors. The authors in [17] explained the operation of the rectifier circuit with a low-threshold voltage-rectifying device at a low-input power level. In [18], reverse leakage current is controlled by a high-speed comparator. The high speed comparator consumes more power and limits this technique to only low-frequency applications. In [19], a dual charge pump is designed to eliminate threshold voltage drop and to minimize reverse leakage current. These circuits are suitable to only digital applications and have no role in low-power applications.

In this paper, a low-power reconfigurable RF–DC power converter using an internal voltage cancellation scheme (IVC) scheme with an auxiliary transistors block is presented. A Maximum Power Point Tracking (MPPT) is implemented in the proposed scheme to maintain the high efficiency by

automatically selecting and controlling the number of stages. The proposed scheme reduces the voltage drop across the forward-biased transistors and minimizes the reverse current of the reverse-biased transistors to attain maximum power conversion efficiency (PCE).


This paper is organized as follows. The reduction schemes for threshold voltage are discussed in Section 2. Section 3 provides the proposed rectifier scheme. The simulation results are presented in Section 4. Section 5 finally discusses the conclusion at the end of this paper.

## 2. Reduction Schemes for Threshold Voltage

The threshold voltage of a rectifying device significantly affects the operation and performance of the RF energy harvester. A low-threshold voltage-rectifying device is necessary for the operation of the RF–DC converter to efficiently rectify low RF power to DC power. Figure 2a shows the diode-based voltage doubler. The voltage doubler converts the AC input to the DC output. A voltage doubler can also be designed through MOS transistors by connecting the gate and drain terminal together as shown in Figure 2b. This ensures that the forward-biased transistor is always in the saturation region. The transistor NMOS conducts during one half cycle while transistor P-type Metal-Oxide-Semiconductor (PMOS) conducts during the other half cycle. The resultant output voltage can be formulated as:

$$V_{OUT} = 2V_p - V_{th1} - V_{th2} \quad (1)$$

where  $V_p$  represents the peak RF amplitude, and  $V_{th1}$  and  $V_{th2}$  represent threshold voltages of NMOS and PMOS respectively.



**Figure 2.** Conventional rectifier. (a) Diode-based voltage doubler and (b) diode-connected Metal-Oxide-Semiconductor (MOS) based voltage doubler.

The output voltage of the voltage doubler can be double that of the amplitude of the RF signal if the voltage drop across each transistor reaches zero. A number of solutions have been proposed for the reduction of the voltage drop across MOS transistors to achieve the maximum PCE. However, reducing the voltage drop across transistors results in increased reverse leakage current during the negative half cycle. This introduces the energy loss stored in the previous cycles and causes a degradation in the PCE of the RF rectifier.

$$PCE = (P_{out,forward} - P_{leakage})/P_{input} \quad (2)$$


where,  $P_{out,forward}$  is the harvested power to the output,  $P_{leakage}$  is the leakage power during the negative half cycle, and  $P_{input}$  is the input power to the RF–DC converter.

Therefore, the main challenges are to reduce the voltage drop across the forward-biased transistors to allow the maximum power flow to the output, and to minimize the reverse leakage current to avoid the loss of energy stored in the previous states of the rectification device.


## 3. Proposed Internal Threshold-Voltage Compensation Scheme

Figure 3 shows a block diagram of the proposed low-power reconfigurable RF–DC power converter scheme using an internal threshold voltage cancellation (IVC) with an auxiliary block. The auxiliary block consists of a forward-loss compensated transistor to increase the harvested power during positive half-cycle and a reverse-leakage current compensated transistor to decrease the

reverse-leakage current during negative half-cycle in the primary rectification body. The control voltage of these transistors in the auxiliary block is derived from the nodes of the primary rectification body. The forward-loss compensated transistor reduces the threshold voltage during positive half-cycle to increase the harvesting power to the output in the primary rectification body. The reverse-leakage current compensated transistor decreases the reverse-leakage current during the negative half-cycle to avoid power loss. The auxiliary capacitor preserves some of the charge lost during negative conduction. Figure 4 shows the circuit diagram of the proposed scheme. Except for the first stage, which consists of only one NMOS transistor, all other stages consist of PMOS transistors as rectifying devices. This scheme is also referred to as the level 1 compensation scheme, similar to [11]. An auxiliary block in each stage, consisting of two PMOS transistors, controls the operation of the MOS transistors in the primary rectification body. The transistors  $M_{na}$  and  $M_{nb}$  in the  $n$ th stage of the auxiliary block are operated as forward-loss compensated transistor and reverse-leakage current compensated transistor, respectively. This phenomenon increases the forward conduction current by reducing the voltage drop across the forward-biased transistors and minimizes the reverse leakage current through the reversed-biased transistors. The minimum number of PMOS transistors is used to design the auxiliary block to avoid additional power loss.



**Figure 3.** Block diagram of the proposed reconfigurable Radio Frequency to Direct Current (RF-DC) converter scheme.



**Figure 4.** Circuit diagram of the proposed reconfigurable RF-DC converter using internal threshold voltage cancellation (IVC) with auxiliary block.

Figure 5a,b shows the block diagram and flowchart of the proposed Maximum Power Point Tracking (MPPT), respectively, to control and adjust RF-DC converter stages by adding and controlling the switches shown in Figure 4. Since RF power isn't a constant quantity and can vary under different environments, the load can consume the harvested energy immediately even in the low power

applications. Therefore, the optimization of RF energy harvesting must be carried out under the worse possible conditions. The proposed RF-DC converter employs MPPT algorithm which automatically selects the number of stages based on the RF input power level and maintains the maximum PCE at the output. The proposed MPPT scheme consists of MPPT controller, reference generator ( $V_{BAT}$ ) and comparators. The MPPT controller selects the stage and optimizes the control switch signals in order to determine the optimum number of stages. The control switches ( $SW_n, \overline{SW}_n$ ) are merged in each stage of the reconfigurable RF-DC converter in order to control the number of stages.




Figure 5. Maximum Power Point Tracking (MPPT). (a) Block diagram and (b) flowchart algorithm.

Figure 6 shows the timing diagram of the proposed MPPT to select the optimum number of stages by controlling the switches. The proposed MPPT algorithm used a digital counter to measure the charging time of  $V_{OUT}$  from  $V_{REFL}$  to  $V_{REFH}$ . When 1-stage is turned on, (switches  $\overline{SW}_2$  to  $\overline{SW}_n$  are turned-on while switches  $SW_2$  to  $SW_n$  are turned-off), the internal counter counts the charging time of the output voltage  $V_{OUT}$  and saves as  $M$ . Similarly when 1-stage and 2-stage are turned on, ( $SW_2, \overline{SW}_3$  to  $\overline{SW}_n$  are turned-on while  $\overline{SW}_2, SW_3$  and  $SW_n$  are turned off), the internal counter makes  $L$  a new counted value w.r.t charging time of  $V_{OUT}$ . These two consecutive counted values,  $M$  and  $L$ , are then compared. If  $L$  is smaller than  $M$ , the rate of charging time increases and the output power is increased. On the other hand, if  $L$  is larger than  $M$ , the rate of charging time decreases, and the output power is decreased when 1-stage and 2-stage are turned on. This algorithm continuously decreases the counted value until the  $N$  number of stages is enabled and vice versa. The MPPT controller locks with the corresponding switches and completes the MPPT algorithm.

Figure 7 shows the operation of the  $n$ th stage of the proposed scheme during the positive phase and negative phase. During the positive input cycle, the  $M_{n-1}$  and  $M_n$  transistors, in the primary rectification body, are forward-biased and are back compensated by transistor  $M_{na}$  in the auxiliary block. This reduces the threshold voltage of the transistors  $M_{n-1}$  and  $M_n$  and increases the forward conduction current to the output. The terminal voltage  $V_{sg}$  of the  $M_{nb}$  transistor is less than the threshold voltage which makes it turned-off. During the negative input cycle, the  $M_{n-1}$  and  $M_n$  transistors are reversed-biased, which sufficiently increases the terminal voltage  $V_{sg}$  of transistor  $M_{nb}$  to turn on while reducing the  $V_{sg}$  of  $M_{n-1}$  and  $M_n$  to zero. This results in a reduced leakage current.




Figure 6. Timing diagram of Maximum Power Point Tracking (MPPT).

The source-gate voltage  $V_{sgn}$  of  $M_n$  transistor increases continuously with the increase of the output voltage  $V_{OUT}$ . The  $M_n$  transistor drives the adjacent  $M_{n-1}$  transistor into the saturation region once  $V_{sg}$  of the  $M_n$  becomes equal to the threshold voltage. The  $C_{Auxn}$  capacitor stores the charge that is lost during the reverse-biased conduction.

$$V_{Auxn} = C_{Auxn} * (Q_{fwd} + Q_{rev}) \quad (3)$$

By applying Kirchhoff's voltage law (KVL) at the nth stage in Figure 7, we get:

$$V_{OUT} = V_{IN} - V_{sd(n-1)} \quad (4)$$

$$V_{OUT} = V_{sdn} + V_{Auxn} \quad (5)$$

By adding (4) and (5), we get:

$$V_{OUT} = 1/2 (V_{IN} - V_{sd(n-1)} + V_{sdn} + V_{Auxn}) \quad (6)$$

$V_{sd(n-1)}$  and  $V_{sdn}$  are the voltage drop across  $M_{n-1}$  and  $M_n$  transistors, respectively, and  $V_{Auxn}$  is the voltage drop across the  $C_{Auxn}$  capacitor.

Similarly,

$$V_{IN} = V_{sg(n-1)} + V_{Auxn} \quad (7)$$

By inserting the value of  $V_{IN}$  from (7) into (4), we get:

$$V_{OUT} = -V_{sd(n-1)} + V_{sg(n-1)} + V_{Auxn} \quad (8)$$

Similarly,

$$V_{OUT} = V_{sgn} + V_{Auxn} \quad (9)$$

Subtracting (9) from (8) results in:

$$V_{sd(n-1)} = V_{sg(n-1)} - V_{sgn} \quad (10)$$

$V_{sg(n-1)}$  and  $V_{sgn}$  are the gate-source voltage of the  $M_{n-1}$  and  $M_n$ , respectively. Once  $V_{sgn}$  is equal to the threshold voltage, the  $M_{n-1}$  transistor enters the saturation region. Hence, we can rewrite (6) as:

$$V_{OUT} = \frac{1}{2} (V_{IN} - V_{th(Mn-1)} + V_{th(Mn)} + V_{Auxn}) \quad (11)$$

where,  $V_{th(Mn-1)}$  and  $V_{th(Mn)}$  are the threshold voltages of the  $M_{n-1}$  and  $M_n$  transistors, respectively. Hence, we can minimize the threshold voltage effect over the DC-output voltage.




Figure 7. Operation of the proposed scheme during (a) positive phase and (b) negative phase.

#### 4. Experimental Results

The proposed low-power reconfigurable internal threshold compensated RF-DC converter is designed and implemented in 0.18  $\mu\text{m}$  CMOS technology. Figure 8 shows the layout pattern of the chip. A five-stage internal threshold compensated converter occupies an active die area of  $360 \mu\text{m} \times 160 \mu\text{m}$ , while Maximum Power Point Tracking (MPPT) occupies an active die area of  $730 \mu\text{m} \times 280 \mu\text{m}$ .



This section presents the simulated PCE of the proposed low-power reconfigurable RF–DC converter. The simulation is performed at a frequency of 900 MHz. Figure 9a shows the simulation graph of power conversion efficiency versus RF input power for different stages having a 1 M $\Omega$  load. The RF input power level ranges from 3.16  $\mu$ W to 100  $\mu$ W (–25 dBm to –10 dBm). The proposed RF–DC converter exhibits different PCEs for different number of stages. It can be seen from Figure 9a that the PCE of 1-stage RF–DC converter increases when we increase the input power from –25 dBm to –20 dBm. Also, PCE starts to decrease gradually when the input power is further increased. Similarly, the PCE of the proposed five-stages RF–DC converter increases when the input power increases from –25 dBm to –15 dBm and then starts decreasing with further increase in input power. The auxiliary block consumes the additional power, preventing the transistors in the primary rectification chain from achieving high PCE when they are forward-biased. The proposed five-stages RF–DC converter achieves a maximum simulated PCE of 39.3% at the input power of 31.6  $\mu$ W (–15 dBm) for a 1 M $\Omega$  load. Figure 9b shows the simulation results of the output DC voltage versus RF input power. The output DC voltage of each stage increases with the increase of input power. The proposed five-stages RF–DC converter delivers a 3.3 V output DC voltage for the 1 M $\Omega$  load.

Figure 9c shows the PCE of the proposed five-stage RF–DC converter for different load conditions. The proposed circuit with a 1 M $\Omega$  load has better PCE than that with a 500 K $\Omega$  load for an input power ranging from –25 dBm to –13 dBm. When the input power is further increased, the proposed circuit with the 500 K $\Omega$  load has better PCE than that with the 1 M $\Omega$  load. The proposed scheme achieves a simulated PCE of 41.7% at an input power level of 63.09  $\mu$ W (–12 dBm) for a 500 K $\Omega$  load condition. Figure 9d shows the output DC voltage of the proposed five-stage RF–DC converter for different load conditions. With the decrease in load resistance, the proposed scheme delivers less output DC voltage as compared to high load resistance. The proposed scheme produces an output DC voltage of 2.2 V at an input power level of 31.6  $\mu$ W (–15 dBm) to a 500 K $\Omega$  load.




Figure 8. Layout pattern of the chip of the proposed reconfigurable RF–DC converter.


Table 1 compares the performance of the proposed scheme with recent state-of-the-art works. The proposed scheme achieves the highest performance with a PCE of 39.3% at an input power of –15 dBm and delivers a 3.3 V output DC voltage for a 1 M $\Omega$  load.



**Table 1.** Performance summary.

Reference	This Work *	[13]	[14]	[15]	[16]	[17]
Technology	180 nm	130 nm	130 nm	90 nm	130 nm	90 nm
Frequency (MHz)	900	902–928	915	868	868	915
MPPT	Yes (RC Time)	No	No	No	No	No
Reconfigurable	Yes	No	No	No	No	No
Energy Harvesting	RF	RF	RF	RF	RF	RF
Input (dBm)	−15	−15	−16.8	−21	−16	−18.83
Load ( $M\Omega$ )	1	1	1	1		1
Output DC (V)	3.3	3.2	2.2	1.4	2	1.2
PCE (%)	39.3	32	22.6	24	10	11
Voltage Sensitivity: 1 V for 1 $M\Omega$ load	−21 dBm	−20.5 dBm	−21.6 dBm	−23 dBm		−17.5 dBm

\* Post-simulation results.



**Figure 9.** Post-simulation results of the proposed reconfigurable RF-DC converter. (a) Power Conversion Efficiency (PCE) vs input power w.r.t different stages for 1  $M\Omega$  load; (b) output voltage vs input power w.r.t different stages for 1  $M\Omega$  load; (c) PCE vs input power with five-stage converter for different loads; (d) output voltage vs input power with five-stage converter for different loads.

## 5. Conclusions

This paper presents a low-power highly efficient reconfigurable RF–DC power converter using an internal threshold voltage cancellation (IVC) scheme with an auxiliary block. A Maximum Power Point Tracking (MPPT) algorithm is implemented in the proposed RF–DC converter in order to maintain high efficiency by automatically selecting and controlling the number of stages. The auxiliary block in each stage consisting of two PMOS transistors that control the operation of the MOS transistors in the primary rectification body, which results in a reduction of the threshold voltage when the transistors are forward-biased and an increased threshold voltage when the transistors are reversed-biased to reduce reverse leakage current in the primary rectification body. The proposed five-stages RF–DC converter obtains a maximum simulated PCE of 39.3% at an input power level of  $-15$  dBm and produces the output DC voltage of 3.3 V for a 1 M $\Omega$  load. The proposed scheme achieves the output voltage of 1 V at a remarkably low input power of  $-21$  dBm for a 1 M $\Omega$  load. The performance of the proposed scheme is compared with the recently reported state-of-the-art schemes. The range of RF energy harvesting can be increased with the proposed RF–DC converter which offers higher power conversion efficiency and better sensitivity than the previously reported power converter circuits.

**Author Contributions:** The authors completed this work under the supervision of K.-Y.L., D.K. proposed the idea of RF Energy Harvester using Internal Threshold Voltage Compensation. H.A. and S.-Y.K. helped in the setup and simulation of Maximum Power Point Tracking (MPPT) algorithm. Z.H.N.K. and S.A.A.S. helped in writing the paper. Y.G.P. and K.C.H. guided about the matching network associated with the proposed architecture. Y.Y. and M.L. helped in designing the top architecture.

**Acknowledgments:** This work was supported by a grant from the Institute for Information and Communications Technology Promotion (IITP), funded by the government of Korea (MSIP) (10079984, Development of nonbinding multimodal wireless power transfer technology for wearable device).

**Conflicts of Interest:** The authors declare no conflicts of interest.

## References

1. Bouchouicha, D.; Doupont, F.; Latrach, M.; Ventura, L. Radio Frequency Energy Harvesting and Management for Wireless Sensor Networks. In Proceedings of the International Conference on Renewable Energies Power Quality, Granada, Spain, 23–25 March 2010; pp. 2–6.
2. Finkenzeller, K. *RFID Handbook. Fundamental and Applications in Contactless Smart Cards and Identification*; Wiley: Sussex, UK, 2003.
3. Karthaus, U.; Fischer, M. Fully integrated passive UHF RFID transponder IC with 16.7- $\mu$ W minimum RF input power. *IEEE J. Solid-State Circuits* **2003**, *38*, 1602–1608. [[CrossRef](#)]
4. Jabbar, H.; Song, Y.; Jeong, T. RF energy harvesting system and circuits for charging mobile devices. *IEEE Trans. Consum. Electron.* **2010**, *56*, 247–253. [[CrossRef](#)]
5. Curty, J.P.; Joehl, N.; Dehollain, C.; Declercq, M.J. Remotely powered addressable UHF RFID integrated system. *IEEE J. Solid-State Circuits* **2005**, *40*, 2193–2202. [[CrossRef](#)]
6. Kocer, F.; Flynn, M.P. A new transponder architecture with on-chip ADC for long-range telemetry applications. *IEEE J. Solid-State Circuits* **2006**, *41*, 1142–1148. [[CrossRef](#)]
7. Li, B.; Shao, X.; Shahshahan, N.; Goldsman, N.; Salter, T.; Metze, G. An antenna co-design dual band RF energy harvester. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2013**, *60*, 3256–3266. [[CrossRef](#)]
8. Shin, J.; Chung, I.Y.; Park, Y.J.; Min, H.S. A new charge pump without degradation in threshold voltage due to body effect [memory applications]. *IEEE J. Solid-State Circuits* **2000**, *35*, 1227–1230. [[CrossRef](#)]
9. Liu, D.S.; Li, F.B.; Zou, X.C.; Liu, Y.; Hui, X.M.; Tao, X.F. New analysis and design of a RF rectifier for RFID and implantable. *Sensors* **2011**, *11*, 6494–6508. [[CrossRef](#)] [[PubMed](#)]
10. Choi, K.H.; Park, J.M.; Kim, J.K.; Jung, T.S.; Tao, X.F. Floating-well charge pump circuits for sub-2.0 V single power supply flash memories. In Proceedings of the Symposium on VLSI Circuits, Digest of Technical Papers, Kyoto, Japan, 12–14 June 1997; pp. 61–62.
11. Nakamoto, H.; Yamazaki, D.; Yamamoto, T.; Kurata, H.; Yamada, S.; Mukaida, K.; Ninomiya, T.; Ohkawa, T.; Masui, S.; Gotoh, K. A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35- $\mu$ m technology. *IEEE J. Solid-State Circuits* **2007**, *35*, 101–110. [[CrossRef](#)]

12. Umeda, T.; Yoshida, H.; Sekine, S.; Fujita, Y.; Suzuki, T.; Otaka, S. A 950 MHz rectifier circuit for sensor networks with 10-m distance. In Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 5–9 February 2005; pp. 256–257.
13. Hameed, Z.; Moez, K. A 3.2 V–15 dBm adaptive threshold-voltage compensated RF energy harvester in 130 nm CMOS. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2015**, *62*, 948–956. [[CrossRef](#)]
14. Hameed, Z.; Moez, K. Hybrid forward and backward threshold compensated RF–DC power converter for RF energy harvesting. *IEEE J. Emerg. Sel. Top. Circuits Syst.* **2014**, *4*, 335–343. [[CrossRef](#)]
15. Stoopman, M.; Keyrouz, S.; Visser, H.J.; Philips, K.; Serdijn, W. Co-design of a CMOS rectifier and small loop antenna for highly sensitive RF energy harvesters. *IEEE J. Solid-State Circuits* **2014**, *49*, 622–634. [[CrossRef](#)]
16. Scorcioni, S.; Larcher, L.; Bertacchini, A. A reconfigurable differential CMOS RF energy scavenger with 60% peak efficiency and  $-21$  dBm sensitivity. *IEEE Microw. Wirel. Compon. Lett.* **2013**, *23*, 155–157. [[CrossRef](#)]
17. Papotto, G.; Carrara, F.; Palmisano, G. A 90-nm CMOS threshold compensated RF energy harvester. *IEEE J. Solid-State Circuits* **2011**, *46*, 1985–1997. [[CrossRef](#)]
18. Lee, H.-M.; Ghovanloo, M. An integrated power-efficient active rectifier with offset-controlled high speed comparator for inductively powered applications. *IEEE Trans. Circuits Syst. I* **2011**, *58*, 1749–1759. [[CrossRef](#)] [[PubMed](#)]
19. Baek, J.M.; Seo, D.J.; Chun, J.H.; Kwon, K.W. A dual charge pump for quiescent touch sensor power supply. *IEEE Trans. Circuits Syst. II* **2012**, *59*, 780–784. [[CrossRef](#)]



© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).