

# Article Current Source Converter as an Effective Interface to Interconnect Microgrid and Main Grid

Yu Xue<sup>1</sup>, Yongfeng Ren<sup>1</sup>, Jinwei He<sup>2,\*</sup>, Hao Wang<sup>2</sup> and Hongjie Jia<sup>2</sup>

- <sup>2</sup> School of Electrical and Information Engineering, Tianjin University, Tianjin 300072, China
- \* Correspondence: jinwei.he@tju.edu.cn

Abstract: Back-to-back current source converters play an important role in high power applications. However, this back-to-back converter system uses a larger number of power switches, which is associated with more cost and the power density of the converter system can be affected. To address this issue, in this paper, a novel nine-switch back-to-back current source converter is proposed. To realize proper modulation of this nine-switch converter system, the concept of ampere balance is revisited at first. Then, its relationship with the traditional modulation scheme is revealed. Moreover, based on the ampere balance, the real-time dwell time calculation method is developed, where the tracking of rectifier current and inverter current is taken into consideration simultaneously. Finally, simulation results verify the effectiveness of the proposed modulation scheme.

Keywords: current source converter; space vector modulation; nine-switch; dwell time

# 1. Introduction

Current source converters have advantages such as motor-friendly waveforms, good short circuit protection ability, and low voltage change rate [1], it has been widely used in high power applications, such as the medium voltage drive systems and the high voltage dc transmission systems [2–4]. In recent years, using the current source converter as an effective interface between the main grid and microgrid has attracted much attention, as the current source converter can easily produce sinusoidal current without using any complex closed-loop current tracking [5,6]. In current source converters, symmetric gate-commutated thyristors or symmetric gate turn-off thyristors are popular choices. To construct a two-level back-to-back current source converter, 12 power switches are needed, which will result in a high cost and low power density. On the other hand, it has been reported that new topologies with only 9 switches have been applied to back-to-back voltage source converters [7–9]. Accordingly, it is necessary to study a similar nine-switch current source converter to replace the traditional back-to-back current source converter.

In the previous studies, different control and modulation schemes have been proposed for nine-switch voltage source converters [10–12]. In [10], the dual SPWM modulation was applied to control two output voltages with different frequencies and magnitude. In addition, in [10], the model predictive approach was proposed where the dwell time of each switch is directly calculated but the switching frequency is not fixed. For the traditional current source converter, the three-segment space vector modulation (SVM) is very popular due to its superior harmonic performance. In addition, some improved modulation methods such as natural sampling SVM [12,13] and multisampling SVM [14,15] have been also applied in the single converter or back-to-back current source converter for high power quality [11]. However, for the nine-switch current source converter, to the best of the authors' knowledge, the corresponding SVM has not been reported so far. Because of the strong coupling between the rectifier side and inverter side, the traditional modulation SVM modulation approach cannot be directly used for nine-switch current source converters.



Citation: Xue, Y.; Ren, Y.; He, J.; Wang, H.; Jia, H. Current Source Converter as an Effective Interface to Interconnect Microgrid and Main Grid. *Energies* 2022, *15*, 6447. https://doi.org/10.3390/en15176447

Academic Editor: Adolfo Dannier

Received: 24 June 2022 Accepted: 25 August 2022 Published: 3 September 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).

<sup>&</sup>lt;sup>1</sup> College of Energy and Power Engineering, Inner Mongolia University of Technology, Hohhot 010051, China

Motivated by the limitation of traditional SVM, a novel modulation strategy for a nineswitch current source converter is proposed in this paper. In this method, the calculation of dwell time is based on the ampere balance equation. Further, a cost function is designed to allocate dwell time among switches, which can minimize tracking errors. The rest of this paper is organized as follows. Section 2 explains the basic principle of ampere balance and reveals the relationship with SVM. In Section 3, the nine-switch current source converter is introduced, and the dwell time calculation method based on ampere balance is demonstrated. The modification to the dwell time is also given here. Then, in Section 4, simulation results are presented to verify the performance of the proposed modulation strategy. Finally, Section 5 concludes this paper.

#### 2. Basic Principle of Ampere-Second Balance

The area equivalence method is widely used in the analysis of modulation for converters. With equal impulse and different shapes, the sinusoidal waveforms can be realized by using narrow pulses. In practical applications of voltage source converters, the three-phase sinusoidal modulation waveforms and carriers are used to generate gate signals, which can lead to an equivalent sinusoidal input voltage. Similarly, the sinusoidal current can also be guaranteed with the use of an LC filter in a current source converter. In this section, a direct PWM strategy is proposed based on the ampere-balance principle. The switching instants of each switch can be determined based on the conduction time.

Taking the current source rectifier as an example, the proposed ampere-balance modulation strategy is analyzed in detail. The basic topology of the current source rectifier is shown in Figure 1, where S1 to S6 represent six GCT switches.  $I_{dc}$  represents the dc side current. In each phase, shunt capacitors with capacitance  $C_f$  are used to provide the commutation path and to filter out the switching ripple currents. The L<sub>S</sub> is the grid side choke inductance. The grid side current and converter side current of phase "a" are noted as  $i_{sa}$  and  $i_{wa}$ , respectively. The current flow through switches S1 and S4 are represented with  $i_{w1}$  and  $i_{w4}$  respectively. Finally, for this type of system, a large dc choke with inductance  $L_{dc}$  is placed at the dc rail.




Figure 1. The topology of the current source rectifier.

In the conventional modulation schemes for the current source converter, there is always a switch conducting for the whole switching cycle in each sector. In other words, the other two switches on the same side will be turned off, leading to a zero-conduction time. The sector number can be determined based on the angle of the reference current. The sector definition is given below.

 $\begin{cases}
-\frac{\pi}{6} \le \theta < \frac{\pi}{6}, S_N = 1 \\
\frac{\pi}{6} \le \theta < \frac{\pi}{2}, S_N = 2 \\
\frac{\pi}{2} \le \theta < \frac{5\pi}{6}, S_N = 3 \\
\frac{5\pi}{6} \le \theta < \frac{7\pi}{6}, S_N = 4 \\
\frac{7\pi}{6} \le \theta < \frac{3\pi}{2}, S_N = 5 \\
\frac{3\pi}{2} \le \theta < \frac{11\pi}{6}, S_N = 6
\end{cases}$ (1)

where  $\theta$  is the angle of the reference current in the  $\alpha$ - $\beta$  frame, and  $S_N$  is the sector number,  $T_n$  is the conduction time of switch n in a switching cycle  $T_s$ .

Taking sector 1 as an example, the conduction time of S1 is  $T_s$ , and the conduction times of S2 and S3 are zeros. Hence, the initial values in this sector can be expressed as

$$T_1 = T_s$$

$$T_2 = 0$$

$$T_3 = 0$$
(2)

Since the switching cycle  $T_s$  is short enough, the dc side current  $I_{dc}$  can be regarded as a constant. The amplitude of  $i_{w1}$  and  $i_{w4}$  is  $I_{dc}$  or zero, and the width of pulses is in a sinusoidal distribution, as shown in Figure 2. Since the LC filter is a second-order system, the harmonic components in the  $i_{sa}$  can be suppressed effectively, which can ensure the quality of grid side current. The amplitude of the grid side current is determined by the modulation index.




Figure 2. The output current waveform of the current source converter.

In a switching cycle, the relationship between the current flow through switches and the converter side current is expressed below.

$$\begin{cases}
 i_{w1} - i_{w4} = i_{wa} \\
 i_{w3} - i_{w6} = i_{wb} \\
 i_{w5} - i_{w2} = i_{wc}
\end{cases}$$
(3)

where  $i_{wb}$  and  $i_{wc}$  are the converter side currents of phase "*b*" and phase "*c*", respectively. In addition, the conduction time of each switch is defined as

$$T_i = \frac{i_{\rm wi}}{I_{\rm dc}} T_{\rm s}, (i = 1, 2, 3, 4, 5, 6)$$
(4)

The conduction time of S4, S2, and S6 can be obtained as

$$\begin{cases}
T_4 = T_s - \frac{i_{wa}}{l_{dc}} T_s \\
T_5 = -\frac{i_{wb}}{l_{dc}} T_s \\
T_6 = -\frac{i_{wc}}{l_{dc}} T_s
\end{cases}$$
(5)

The dwell time of each switch in the other five sectors can be calculated similarly. To reveal the essential relationship between the ampere balance and SVPWM, the dwell time of the switch is analyzed in detail.

Assuming the current reference signals locate in sector 1, the three phase reference signals have the same amplitude with a 120° difference in phase angle. The expression of three phase current reference is given as

$$\begin{cases}
 i_{cra} = I_{wm} \sin(\omega t) \\
 i_{crb} = I_{wm} \sin(\omega t - \frac{2\pi}{3}) \\
 i_{crc} = I_{wm} \sin(\omega t + \frac{2\pi}{3})
\end{cases}$$
(6)

where  $I_{wm}$  is the peak value of the current reference, and  $\omega$  is the angular frequency.

Then, the conduction time of S4, S6, and S2 in a switching cycle can be expressed as

$$\begin{cases} T_4 = T_s - \frac{I_{wm} \sin(\omega t)}{I_{dc}} T_s \\ T_5 = -\frac{I_{wm} \sin(\omega t - \frac{2\pi}{3})}{I_{dc}} T_s \\ T_6 = -\frac{I_{wm} \sin(\omega t + \frac{2\pi}{3})}{I_{dc}} T_s \end{cases}$$
(7)

In the standard SVPWM technique, the dwell time of current vectors are

$$\begin{cases} T_{\text{SVM1}} = m \sin(\frac{\pi}{6} - \theta) T_{\text{s}} \\ T_{\text{SVM2}} = m \sin(\frac{\pi}{6} + \theta) T_{\text{s}} \\ T_{\text{SVM0}} = T_{\text{s}} - T_{\text{SVM1}} - T_{\text{SVM2}} \end{cases}$$
(8)

where  $T_{\text{SVM1}}$ ,  $T_{\text{SVM2}}$ , and  $T_{\text{SVM0}}$  are the dwell time of current vectors  $I_1$ ,  $I_2$ , and  $I_0$ , respectively. The modulation index *m* is defined as

$$m = \frac{I_{\rm wm}}{I_{\rm dc}} \tag{9}$$

$$\theta = \omega t - \frac{\pi}{2} \tag{10}$$

Comparing (8) and (5), it can be concluded that

$$T_{\text{SVM1}} = T_5$$

$$T_{\text{SVM2}} = T_6$$

$$T_{\text{SVM0}} = T_4$$
(11)

By comparing the results in ampere balance and standard SVPWM, the conclusion can be drawn as

(1) The conduction time of S1 is  $T_s$  while the conduction time of S3 and S5 is zero, which is in accordance with that in the ampere balance method.

(2) The dwell time of S4, S5, and S6 is consistent with the results in (5).

In conclusion, the conduction time calculation in the ampere balance method is equivalent to that in the SVPWM technique.

#### 3. Nine-Switch Converter

The topology of the nine-switch current source converter is shown in Figure 3. This converter consists of nine switches, where S1 to S6 are responsible for the rectifier side and S4 to S9 are defined on the inverter side. More specially, S4 to S6 play a role in both the rectifier side and inverter side. Similarly, on the grid side,  $C_{f1}$  and  $L_s$  are the CL filter per-phase shunt capacitance and series inductance, respectively. The grid side currents are represented with  $i_{a1}$ ,  $i_{b1}$ , and  $i_{c1}$ , while  $i_{a2}$ ,  $i_{b2}$ , and  $i_{c2}$  denote the load currents on the inverter side. The reference direction of currents is demonstrated in Figure 3. Compared with traditional back-to-back current source converter, this nine-switch converter has the merits of small volume, simple structure, and increased power density.




Figure 3. Topology of the nine-switch current source converter.

As mentioned above, the modulation scheme is still a challenging task for this topology. For the widely used selective harmonic elimination (SHE) scheme in conventional current source converter, it is difficult to calculate the trigging angles of S4 to S6 due to the existing coupling between the rectifier side and inverter side. As for the traditional SVPWM technique, the conduction time of S4 to S6 cannot meet the requirements from the rectifier side and grid side if they are controlled independently. Thus, the performance of the rectifier side and inverter side must be taken into consideration simultaneously in the design of the modulation scheme.

## 3.1. Ampere Balance in Nine-Switch Converter

On the rectifier side, the current  $i_{wa1}$  is shaped by S1 and S4,  $i_{wb1}$  is shaped by S2 and S5, and  $i_{wc1}$  is shaped by S3 and S6. On the inverter side, S4 to S6 work with S7 to S9 to adjust the load side current. Applying the ampere balance equation to the nine-switch converter, the relationship between dwell time and reference signals can be expressed as

$$\begin{cases}
T_{1} - T_{4} = \frac{i_{a1}}{I_{dc}} T_{s} \\
T_{2} - T_{5} = \frac{i_{b1}}{I_{dc}} T_{s} \\
T_{3} - T_{6} = \frac{i_{c1}}{I_{dc}} T_{s} \\
T_{7} - T_{4} = \frac{i_{a2}}{I_{dc}} T_{s} \\
T_{8} - T_{5} = \frac{i_{b2}}{I_{dc}} T_{s} \\
T_{9} - T_{6} = \frac{i_{c2}}{I_{dc}} T_{s}
\end{cases}$$
(12)

where  $T_1$  to  $T_9$  are the conduction time of S1 to S9, respectively, and  $T_s$  is the switching cycle. When the current reference of the rectifier is located at sector 1, the initial values of  $T_1$  to  $T_3$  are

$$T_1 = T_s$$

$$T_2 = 0$$

$$T_3 = 0$$
(13)

The conduction time of each switch must be non-negative, i.e.,

$$0 \le T_i \le T_s \quad (i = 1, 2, 3.....9)$$
 (14)

The conduction time of all switches can be obtained with a simple calculation, as shown in (15).

$$T_{4} = T_{s} - \frac{i_{a1}}{I_{dc}}T_{s}$$

$$T_{5} = -\frac{i_{b1}}{I_{dc}}T_{s}$$

$$T_{6} = -\frac{i_{c1}}{I_{dc}}T_{s}$$

$$T_{7} = \frac{i_{a2}}{I_{dc}}T_{s} - \frac{i_{a1}}{I_{dc}}T_{s} + T_{s}$$

$$T_{8} = \frac{i_{b2}}{I_{dc}}T_{s} - \frac{i_{b1}}{I_{dc}}T_{s}$$

$$T_{9} = \frac{i_{c2}}{I_{dc}}T_{s} - \frac{i_{c1}}{I_{dc}}T_{s}$$
(15)

## 3.2. Conduction Time Modification

However, the results in (15) are the numerical solution, the limitation in (14) is not taken into consideration, which means  $T_7$  to  $T_9$  may be negative at some operating points. Under this case, the dwell time of each switching must be modified.

According to the number of negative dwell time, it can be divided into three cases, and the corresponding solution is discussed below.

**Case one**: All three switches have non-negative dwell time. At this time, the calculated dwell time can be implemented directly.

**Case two**: Only one switch has negative dwell time. Here the switch with negative dwell time is denoted as switch *i*, and the other two switches are denoted as switch *j* and switch *k*. First, the dwell time of switch *i* will be increased to zero. Since the summation of  $T_i$ ,  $T_j$ , and  $T_k$  is  $T_s$ , the dwell time of switch *j* and switch *k* needs to be adjusted. To allocate

$$\begin{cases} T_i(n) = 0\\ T_j(n) = \Delta T_j(0)\\ T_k(n) = T_s - \Delta T_j(0) \end{cases}$$
(16)

where  $\Delta$  is in the range of 0 to 1 with a step of 0.1. On the other hand, the dwell time of S1 to S6 must be modified to minimize the tracking errors of converter currents. The modified dwell time is represented with  $T_{1m}$  to  $T_{6m}$ . Then, the limitation in (14) must be satisfied, and the summation dwell time of these three switches in the same row should be  $T_s$ .

The tracking error can be quantified with the error in conduction time. The error in each current is expressed as

$$err_{ia1} = (T_{1m} - T_{4m}) - (T_1 - T_4)$$

$$err_{ib1} = (T_{2m} - T_{5m}) - (T_2 - T_5)$$

$$err_{ic1} = (T_{3m} - T_{6m}) - (T_3 - T_6)$$

$$err_{ia2} = (T_{7m} - T_{4m}) - (T_7 - T_4)$$

$$err_{ib2} = (T_{8m} - T_{5m}) - (T_8 - T_5)$$

$$err_{ic2} = (T_{9m} - T_{6m}) - (T_9 - T_6)$$
(17)

A cost function can be defined to select the best  $\Delta$ , as shown in (18).

$$\cos t(n) = err_{ia1}^2 + err_{ib1}^2 + err_{ic1}^2 + err_{ia2}^2 + err_{ib2}^2 + err_{ic2}^2$$
(18)

This cost function can evaluate the tracking errors under each  $\Delta$ . The  $\Delta$  with minimal cost function value should be used.

**Case three**: There are two switches with negative dwell time. In this case, the dwell time of these two switches can be set to zero. For the other switch, its dwell time will be  $T_s$ , as shown below.

$$T_i = 0$$

$$T_j = 0$$


$$T_k = T_s$$
(19)

For case two and case three, the ampere-balance can only be satisfied to an extent, which will lead to tracking errors inevitably. However, the use of dwell modification and cost function can minimize the tracking errors.

#### 3.3. Switching Sequence Design

For the nine-switch current source converter, it is necessary to design an optimal switching sequence for reducing harmonic and switching loss. For the simplicity of design, the switching sequences of S1 to S6 and S7 to S9 are designed separately.

For the switching sequence of the rectifier side, the current vectors are used in a sequence of  $I_n$ - $I_{n+1}$ - $I_0$ . The definition of current vectors is shown in Figure 4a. There are three zero current vectors in total, the selection of zero current vectors in each switching cycle is based on the minimal switching loss. Taking sector 1 as an example, the corresponding switching sequence is demonstrated in Figure 4b.



**Figure 4.** Switching sequence in the rectifier side for sector 1: (**a**) definition of current vectors; (**b**) switching sequence for sector 1.

For the arrangement of S7 to S9, three sectors are divided based on the angle information, as shown in Figure 5. In sector I, the switching sequence is S7-S8-S9. In sector II and sector III, the orders are S8-S9-S7 and S9-S7-S8, respectively.




Figure 5. Switching sequence in the inverter side.

The overall diagram of the proposed modulation strategy for the nine-switch current source converter is given in Figure 6.

Step 1: Calculate the dwell time of each switch based on the current reference signals.

Step 2: Determine the number of negative dwell time. If no negative dwell exists, the dwell time can be used to generate gate signals directly (i.e., case one). If there is one switch with negative dwell time, extra parameter  $\Delta$  and cost function will be used to modify the dwell time (i.e., case two). If there are two switches with negative dwell time, the dwell time must be rearranged in the way of (19).





Figure 6. An overall diagram of the proposed modulation strategy.

#### 3.4. Current Path Analysis

To obtain a better understanding of the current path of the system. The performances of a few typical switching states are illustrated as shown below. First, when the state of S1 to S9 is [1, 0, 0; 0, 1, 0; 0, 0, 1], the current path is shown in Figure 7a. It can be seen that the dc rail current goes through S1 in the upper three switches, and the current flows to S5 in the middle switches via the upper ac circuit network. Then, the current goes to the lower circuit network and it goes back to the dc rail via S9. Similar current paths under different switching states can be analyzed similarly. Second, when the state of S1 to S9 is [1, 0, 0; 0, 1, 0; 0, 1, 0] as shown in Figure 7b, the dc rail current also goes through S1 and S5. However, it goes back to dc rail via S8, instead of S9. Last, when the state of S1–S9 is [1, 0, 0; 0, 1, 0; 1, 0, 0;], the dc rail current also flows through S1 in the upper switches but goes back to the dc rail through S4 and S7 in the middle and lower switches, respectively.



**Figure 7.** Current path of the converter with different switching states: (**a**) S1 to S9 is [1, 0, 0; 0, 1, 0; 0, 0, 1]; (**b**) S1 to S9 is [1, 0, 0; 0, 1, 0; 0, 1, 0]; (**c**) S1 to S9 is [1, 0, 0; 0, 1, 0; 1, 0, 0].

### 4. Simulation Verification

The proposed modulation strategy is verified in MATLAB/Simulink. The detailed parameters used in the simulation are listed in Table 1. On the rectifier side, the control loop is under the d-q frame. The dc side current is adjusted through a PI controller. In addition, to avoid the possible resonance of the CL filter, active damping based on capacitor voltage feedback is adopted.

Table 1. Simulation parameters.

Parameters	Values
Rated line voltage	208 V
Inductors in the grid side	3 mH
Filter capacitor	150 µF
Dc side inductor	30 mH
Inverter side RL load	2 mH + 8 Ω
Sampling frequency	5 kHz
Commutation time	1 µs

The steady performance under the same fundamental frequency is given in Figure 8. As shown, both the rectifier side and inverter side have a fundamental frequency of 60 Hz. In Figure 8a, from top to the bottom, the waveforms are grid voltage, converter current, and grid current, respectively. As expected, even when the output current of the rectifier has significant harmonic components, the grid current, in this case, is almost ripple-free, due to the adoption of the proposed SVM approach to reduce low order harmonics and the active damping approach for resonance mitigation. Accordingly, the THD of the grid current is only 3.75%, which can meet the grid code. The harmonic spectra of the rectifier side current are given in Figure 9.




Figure 8. Performance under the same fundamental frequency; (a) rectifier side, (b) inverter side.




Figure 9. FFT results for rectifier side current.

On the inverter side, the performance of the load side converter is shown in Figure 10b. From top to the bottom, the waveforms are load side capacitor voltage, load side converter current, and load current, respectively. As the RL load is adopted in the simulation, the load current has good performance.





Figure 10. Performance under different fundamental frequency: (a) rectifier side (b) inverter side.

In Figure 10, the rectifier and the inverter are operated under different fundamental frequencies. The fundamental frequency of the rectifier side is 60 Hz, while the fundamental frequency of the inverter side is 30 Hz. In Figure 10a, from top to the bottom, the waveforms are grid voltage, converter current, and grid current, respectively. Figure 10b shows the results on the inverter side, where the waveforms are capacitor voltage, converter current, and load current, respectively. Some distortion can be found in the load current. As analyzed before, when the dc rail current is not high enough, the ampere balance will be broken at some points and it actually stands for the overmodulation operation of the system. Accordingly, it will inevitably cause distortion and ripple.

The dynamic performance is given in Figure 11, where the fundamental frequency of the inverter side changes from 60 Hz to 120 Hz at 0.2 s, while the fundamental frequency on the rectifier side is always 60 Hz. As it can be seen, the load currents can be stable within a very short time, while the rectifier side can maintain good performance at all times. With such good dynamic performance, the potential application of the nine-switch current source converter can be extended to a variable frequency motor drive.



**Figure 11.** Dynamic performance; (**a**) rectifier side, (**b**) inverter side.

# 5. Conclusions

Compared with the traditional back-to-back current source converter, the number of power semiconductor switches in the nine-switch current source is reduced. However,

the traditional SVPWM modulation approach for back-to-back current source converters cannot be directly used by nine-switch current source converters. To address this issue, in this paper, a novel space vector modulation scheme is proposed and analyzed. First, the basic concept of ampere-balance is introduced, and then, the calculation and modification of the dwell time of each switch are realized based on the ampere-balance principle for both the rectifier side bridge and the inverter side bridge. Finally, the simulation results verified that the proposed modulation scheme has good harmonic performance and dynamic tracking ability.

**Author Contributions:** J.H., Y.X. and Y.R. jointly wrote the manuscript. H.W. and H.J. added some simulation verification results. All authors have read and agreed to the published version of the manuscript.

Funding: The National Natural Science Foundation of China, grant number 51967016 and 51567020.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### References

- 1. Li, Y.W. Control and Resonance Damping of Voltage-Source and Current-Source Converters with LC Filters. *IEEE Trans. Ind. Electron.* **2009**, *56*, 1511–1521.
- Perez, M.; Lizana, R.; Azocar, C.; Rodriguez, J.; Wu, B. Modular multilevel cascaded converter based on current source H-bridges cells. In Proceedings of the IECON 2012—38th Annual Conference on IEEE Industrial Electronics Society (IES), Montreal, QC, Canada, 25 October 2012.
- 3. Liang, J.; Nami, A.; Dijkhuizen, F.; Tenca, P.; Sastry, J. Current source modular multilevel converter for HVDC and FACTS. In Proceedings of the 2013 15th European Conference on Power Electronics and Applications (EPE), Lille, France, 2 September 2013.
- Akhil, C.; Maiti, S. Power tapping from a current-source HVDC link using Modular Multilevel Converter. In Proceedings of the 2016 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), Trivandrum, India, 17 December 2016.
- Wei, Q.; Wu, B.; Xu, D.D.; Zargari, N.R. Optimal Space Vector Sequence Investigation Based on Natural Sampling SVM for Medium-Voltage Current-Source Converter. *IEEE Trans. Power Electron.* 2017, 32, 176–185. [CrossRef]
- Zhou, H.; Li, Y.W.; Zargari, N.R.; Cheng, Z.; Ni, R.; Zhang, Y. Selective Harmonic Compensation (SHC) PWM for Grid-Interfacing High-Power Converters. *IEEE Trans. Power Electron.* 2014, 29, 1118–1127. [CrossRef]
- Salem, A.; Narimani, M. Nine-Switch Current-Source Inverter-Fed Asymmetrical Six-Phase Machines Based on Vector Space Decomposition. In Proceedings of the 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA, 11 October 2020.
- Guedouani, R.; Fiala, B.; Boucherit, M.S. New PWM control strategy for multilevel three—Phase current source inverter. In Proceedings of the 4th International Conference on Power Engineering, Energy and Electrical Drives (POWERENG), Istanbul, Turkey, 13 May 2013.
- 9. He, J.; Li, Q.; Wang, H.; Lyu, L.; Jia, H.; Wang, C. SVM Strategies for Simultaneous Common-Mode Voltage Reduction and DC Current Balancing in Parallel Current Source Converters. *IEEE Trans. Power Electron.* **2018**, *33*, 8859–8871. [CrossRef]
- Guazzelli, P.R.U.; de Castro, A.G.; dos Santos, S.T.C.A.; de Oliveira, C.M.R.; Pereira, W.C.A.; Monteiro, J.R.B.A.; de Aguiar, M.L. Dual Predictive Current Control of Grid Connected Nine-Switch Converter Applied to Induction Generator. In Proceedings of the 2018 13th IEEE International Conference on Industry Applications (INDUSCON), Sao Paulo, Brazil, 12 November 2018.
- 11. Shang, J.; Li, Y.W. A Space-Vector Modulation Method for Common-Mode Voltage Reduction in Current-Source Converters. *IEEE Trans. Power Electron.* **2014**, *29*, 374–385. [CrossRef]
- 12. Xu, D.; Wu, B. Multilevel Current Source Inverters with Phase Shifted Trapezoidal PWM. In Proceedings of the 2005 IEEE 36th Power Electronics Specialists Conference (PESC), Dresden, Germany, 16 June 2005.
- Wu, B.; Pontt, J.; Rodriguez, J.; Bernet, S.; Kouro, S. Current-Source Converter and Cycloconverter Topologies for Industrial Medium-Voltage Drives. *IEEE Trans. Ind. Electron.* 2008, 55, 2786–2797.
- 14. Dai, J.; Lang, Y.; Wu, B.; Xu, D.; Zargari, N.R. A Multisampling SVM Scheme for Current Source Converters with Superior Harmonic Performance. *IEEE Trans. Power Electron.* **2009**, *24*, 2436–2445.
- Dai, J.; Xu, D.; Wu, B.; Zargari, N.R. Unified DC-Link Current Control for Low-Voltage Ride-Through in Current-Source-Converter-Based Wind Energy Conversion Systems. *IEEE Trans. Power Electron.* 2011, 26, 288–297.