

Article

Investigations about Al and Cu-Based Planar Spiral Inductors on Sapphire for GaN-Based RF Applications

Chen Lin ^{1,2} , Teng Zhan ^{1,2} , Junxi Wang ^{1,2}, Jinmin Li ^{1,2}, Zhiqiang Liu ^{1,2,*}  and Xiaoyan Yi ^{1,2,*} 

¹ Research and Development Center for Semiconductor Lighting, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China; lchen@semi.ac.cn (C.L.); zhanteng10@semi.ac.cn (T.Z.); jxwang@semi.ac.cn (J.W.); jml@semi.ac.cn (J.L.)

² Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences, Beijing 100049, China

* Correspondence: lzq@semi.ac.cn (Z.L.); spring@semi.ac.cn (X.Y.); Tel.: +86-010-8230-5423 (Z.L.)

Abstract: Conventionally, Cu is preferred over Al to fabricate integrated inductors with higher quality factors on either silicon or sapphire substrates, profiting from its lower resistivity. However, after investigating and comparing these two kinds of metal multilayers in terms of fabrication process, electrical conductivity, in-depth profile analysis and performance of actual inductors, the Al-based metal multilayer exhibits competitive ability in fabricating thin-film inductors on sapphire compared to Cu-based multilayers. This is attributed to the degradation in electrical conductivity out of oxidation of Cu-based metal sublayers or forming alloys between them. Furthermore, in order to avoid complicated de-embedding procedures in the characterization of the on-chip inductors, a six-element equivalent physical model, which takes the parasitic effect of radio-frequency (RF) test structures into account, is proposed and validated by matching well with embedded measurement results.

Keywords: metal multilayers; planar spiral inductors; in-depth profile analysis; equivalent physical model



Citation: Lin, C.; Zhan, T.; Wang, J.; Li, J.; Liu, Z.; Yi, X. Investigations about Al and Cu-Based Planar Spiral Inductors on Sapphire for GaN-Based RF Applications. *Appl. Sci.* **2021**, *11*, 5164. <https://doi.org/10.3390/app11115164>

Academic Editor: Ernesto Limiti

Received: 5 May 2021

Accepted: 31 May 2021

Published: 2 June 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

Planar coils are widely used in radio-frequency (RF) applications as monolithic spiral inductors. To meet the fast-rising demand for high-performance integrated passive components in RF-integrated circuits (RFICs), a tremendous number of studies have been conducted to improve the performance of on-chip inductors on Si [1–4] or GaAs substrates [5]. Recently, GaN-based wide bandgap compound semiconductors have drawn extensive attention in the field of high-efficacy lighting emitters and high-power electronic RF devices, yet there are scarce reports on the designs of inductors on the GaN platform [6,7].

Sapphire, commonly used as the substrate for GaN-based material heteroepitaxy, exhibits superior electrical insulating properties due to its ultra-wide bandgap and thereby stands out as an ideal substrate for integrated inductors, riding on the advantage of low magnetically-induced substrate loss. Therefore, to fabricate inductors on sapphire not only holds the potential to demonstrate high-performance inductors but also exhibits the feasibility of monolithic integration with the maturely developed GaN-on-sapphire platform, which would facilitate the development of GaN monolithic microwave integrated circuits (MMICs) and microwave integrated circuits (MICs) [8] in fields such as rail systems, ultra-high voltage power transmission, new energy vehicles and 5G base stations.

Owing to its low resistivity, copper (Cu) is preferred over aluminum (Al) to fabricate on-chip integrated inductors on silicon or sapphire substrates [9]. Electron beam (E-beam) evaporation, sputtering, atomic layer deposition (ALD), and electrochemical and electroless deposition are the most common techniques to fabricate Cu-based coils [10]. Among these methods, electrochemical- and electroless-deposited Cu are often used by virtue of their

low cost, stronger adhesion, higher deposition rate, and manufacturing feasibility for high-aspect ratio microstructures (e.g., micro-coils with thickness of 30 μm) [11,12]. However, the whole fabrication process can be tedious [13], which includes several steps of Cu seed layer electrodeposition, photolithography patterning, and seed layer etching. Additionally, the quality of Cu film fabricated by electrodeposition is generally inferior to that of evaporated or sputtered ones.

In this paper, we have compared two categories of inductors on sapphire substrate based on evaporated or sputtered Cu and Al metal multilayers (Cr/Cu/Ti/Au, Cr/Cu/Ni/Au, Cr/Cu/Cr, and Cr/Al/Ti/Au). These inductors exhibit close Q -factors, out of the expectations for Cu-based inductors which are supposed to have higher performance than that based on Al. In-depth profile analysis on these multilayers reveals that the problem stems from the oxidation of Cu-based metal sublayers during the solution rinse and exposing to atmosphere, or forming alloys between the sublayers.

In addition, complicated de-embedding procedures are always required in order to obtain accurate inductance, resonant frequency and Q -factor, which could be tricky and time-consuming when dealing with plenty of scattering parameters (S -parameters) of inductors with various layout parameters. Herein, a six-element equivalent physical model is proposed, which takes the parasitic effect of RF test structures into account. By fitting with the embedded measurement result, the model can be used to extract series and parasitic parameters rapidly.

2. Materials and Methods

For integrating with other GaN-based components and interconnects [14], Cr/Cu/Ti/Au, Cr/Cu/Ni/Au, Cr/Cu/Cr and Cr/Al/Ti/Au were investigated to fabricate on-chip spiral inductors on sapphire substrate in this work. Details about these metallization systems are listed in Table 1.

Table 1. Details about materials, thickness and deposition techniques of metal multilayers.

Metal Multilayers	Material and Thickness (nm)							PVD Technique
	Adhesive Layer	Conductor Layer		Barrier Layer		Protecting Layer		
	Cr	Cu	Al	Ni	Ti	Au	Cr	
Cr/Cu/Ti/Au	50	1700	—	—	200	50	—	Sputtering followed by evaporation
Cr/Cu/Ni/Au	50	1700	—	200	—	50	—	
Cr/Cu/Cr	50	1700	—	—	—	—	250	
Cr/Al/Ti/Au	50	—	1700	—	50	200	—	Evaporation
Cr/Al/Ti/Au-2	50	—	1700	—	200	50	—	Evaporation (three-step method)

In these metal multilayers, Cu and Al were chosen as conductor layers. However, they were apt to be oxidized during the water rinse or exposing to moist air. In addition to increasing the resistance of the metals, the formed Cu oxides would cause degradation in reliability due to the weakened adhesion at the Cu interface, and tended to flake off. For that matter, an inert film of Au as a protective cap layer was covered on the conductor layer to reduce the oxidation. Cr was also interposed as a top overcoating layer in Cr/Cu/Cr multilayer relying on the insulating film formed from the oxidization of chromium. Further, to avoid the interdiffusion of Cu (or Al) with Au, which forms alloys that deteriorate electrical properties, a barrier layer of Ti or Ni was essential.

The fabrication process of the inductors is shown in Figure 1a. The process started with cleaning the sapphire wafers in a 3:1 mixture of sulfuric acid (H_2SO_4) and hydrogen peroxide (H_2O_2), following with a deionized water cleaning. After that, ground-signal-ground (GSG) RF test patterns and underpass lead metal lines were fabricated by a combination of standard photolithography, metallization and lift-off processes. In this step, 70/40/200 nm Cr/Pt/Au (labeled as M1) was deposited by an E-beam evaporator. Then, a 600 nm SiO_2 insulation layer was deposited by plasma-enhanced chemical vapor deposition (PECVD), and the SiO_2 film off the underpass lead line was removed after photolithography and re-

active ion etching (RIE). Finally, the second metal multilayer (labeled as M2) was fabricated as spiral coils.




Figure 1. (a) Schematic diagram depicting fabrication process for a 4.5-turn inductor; (b) Optical and segmental microscope images of multiple spiral inductors on a 2-inch sapphire. (M1: Cr/Pt/Au, M2: Cu or Al-based metal multilayers, RF: radio-frequency).

For Cu-based spiral coils, a bilayer of Cr/Cu was sputtered initially. Sequentially, Ni/Au, Ti/Au or Cr layers were evaporated to protect the sidewalls of the underlying pattern [15]. For Al-based spiral coils, Cr/Al/Ti/Au was evaporated in sequence. Figure 1b shows the optical and microscope images of spiral inductors, respectively.

A series of inductors were fabricated with various layout parameters including number of turns (N), spiral metal line width (W), spacing between turns (S), inner radius (R_{in}), total thickness of metal multilayer (t_{me}), and thickness of silicon dioxide insulation layer (t_{ox}). Analysis on these parameters lays a foundation for establishing corresponding model library and provides an insight into the design and optimization of the inductors on sapphire. If not specified below, the default design parameters are $R_{in} = 600 \mu\text{m}$, $N = 4.5$, $t_{me} = 2 \mu\text{m}$, $t_{ox} = 0.6 \mu\text{m}$, $W = 30 \mu\text{m}$, and $S = 10 \mu\text{m}$.

Four-probe method was used to evaluate the electrical conductivities of the metal multilayers, which are $1 \times 1 \text{ cm}^2$ in size with a total thickness of $2 \mu\text{m}$ where Al or Cu layer were kept as $1.7 \mu\text{m}$. A total of 12 samples (3 samples for each kind of the metal multilayer) were fabricated to check the consistency and repeatability of the measurement results. Pure $2 \mu\text{m}$ single-layer Al and Cu were also included as control groups in the experiment. The distance between two adjacent probes was fixed at 1 mm . The measurement results were imported into the material library of high frequency structure simulator (HFSS) to predict the characteristics of spiral inductors integrated on sapphire before fabrication process.

In addition, Auger electron spectroscopy (AES) combined in-situ ion sputtering (PHI 710, ULVAC-PHI, Inc., Chigasaki, Japan) was used to obtain the in-depth profiles of the multilayers. Diverse Ar^+ ion bombardment energies were adopted to etch the sublayers with different thicknesses in order to obtain clear interfaces.

On-wafer S-parameters measurements were carried out using an E5071C network analyzer with a Cascade Microtech M150 probe station, and the system was calibrated using the SOLT technique in the range of 300 MHz to 3 GHz. The apparent inductance (L), apparent resistance (R), and quality factor (Q) [16–18] were calculated using the following equations, where Y_{11} was the two-port admittance matrix of the de-embedded coil.

$$L = \frac{\text{Im}\left(-\frac{1}{Y_{11}}\right)}{2\pi f} \tag{1}$$

$$Q = \frac{\text{Im}\left(\frac{1}{Y_{11}}\right)}{\text{Re}\left(\frac{1}{Y_{11}}\right)} \tag{2}$$

$$R = \text{Re}\left(\frac{1}{Y_{11}}\right) \tag{3}$$

Modified equivalent physical model and analytical formulas were constructed in Agilent Advanced Design System (ADS), in which iterative optimization for the elements was performed to extract equivalent parameter values. This process could be time-saving and flexible, benefitting from the frequency-independent elements.

3. Results and Discussions

Theoretically, multilayer metal has a higher sheet resistance than that of pure metal, according to the formula as follows [19], which is used to estimate effective sheet resistance (R_{sheet}):

$$R_{sheet} = \frac{1}{\frac{t_1}{\rho_1} + \frac{t_2}{\rho_2} + \frac{t_3}{\rho_3} + \dots + \frac{t_n}{\rho_n}} \tag{4}$$

where n represents the n_{th} sublayer of the multilayer, t_n and ρ_n are the thickness and resistivity of the n_{th} sublayer, respectively. This can be attributed to the multilayer acting as parallel resistors [20]. Nevertheless, the theoretical conductivities of the multilayers approach those of the pure metals, for the contribution of the other sublayers is small as compared to that of the Cu or Al layer, which can be observed in Figure 2a.




Figure 2. (a) Conductivities of the Al and Cu-based metals; (b) HFSS simulation results of the Q -factors (solid line) and R (dashed line) of the inductors as a function of frequency.

However, this was not the case for the samples in our measurement, with 23.2%, 18.6% and 24.8% reduction in conductivity for Cr/Cu/Ni/Au, Cr/Cu/Cr and Cr/Cu/Ti/Au, respectively, in comparison with the theoretical values. Oxidation of the metal and alloying

formed by the interdiffusion between the sublayers account for the deterioration in their electrical properties. In contrast, a reduction of only 1.6% for Cr/Al/Ti/Au was observed. According to the four-probe measurement result, the order of the conductivity from the greatest to the least was $\sigma_{Cr/Cu/Cr}$, $\sigma_{Cr/Cu/Ni/Au}$, $\sigma_{Cr/Cu/Ti/Au}$, and $\sigma_{Cr/Al/Ti/Au}$. Overall, Al-based multilayer has a close electrical conductivity to that of Cu-based multilayers, with little performance deterioration as compared to the pure metal, although pure Cu exhibits the highest electrical conductivity of about 1.5 times that of pure Al.

Figure 2b presents the simulation results of the Q -factors and R of the inductors as a function of frequency. The disparities in the performance between Al and Cu-based inductors are tiny. The Q -factor reaches its maximum of 5.84 at 0.55 GHz for Cr/Cu/Cr, while the inductance mainly determined by the geometric parameters shows little susceptibility to different kinds of metallization systems.

AES measurement was used to implement compositional and element analysis quantitatively, as displayed in Figure 3. Sapphire substrate is indicated by the cyan-shaded regions, exhibiting high atomic concentrations of Al and O elements.




Figure 3. In-depth profiles of (a) Cr/Al/Ti/Au; (b) Cr/Cu/Cr; (c) Cr/Cu/Ni/Au and (d) Cr/Cu/Ti/Au using Auger electron spectroscopy in combination with in-situ ion sputtering.

For Cr/Cu/Cr, chromium oxides on the surface exposed to the environment with low oxygen content were unsurprisingly detected (Figure 3b), which served as protective layers for the pattern underneath at the cost of deteriorating electrical conductivity of the multilayer. A 250 nm top Cr layer was employed in order to keep consistent thickness of other sublayers in the four control samples. In Cr/Cu/Ni/Au, the binary phase of Ni with

Cu spreading throughout the entire conductor layer can be seen in Figure 3c, although 200 nm Ni was supposed to be an effective barrier layer. That is owing to the thermal energy facilitating the diffusion of Ni into Cu during the E-beam evaporation process.

For Cr/Cu/Ti/Au, Ti barrier layer between Cu and Au was oxidized. This situation also happened for the sample with a thickened Au top layer of 200 nm, which denies the hypothesis that 50 nm Au is porous and too thin to be an effective protective layer whereby the Ti is directly exposed to the corrosive medium. It is found that oxidation of the Ti originates from the handover between sputtering and evaporation processes, during which oxygen inevitably adsorbed onto the surface of Cu. Excellent gettering properties of Ti require very low levels of residual water and oxygen. Another measurement performed on the Cr/Al/Ti/Au-2 sample confirmed our analysis, in which Cr/Al and Ti/Au bilayers were evaporated separately with a process of opening the chamber door for 2 min between them (three-step method in Table 1), oxidation of the Ti also occurred as shown in Figure 4a. Sputtering all metal sublayers sequentially in the vacuum chamber may solve this problem. Nonetheless, in the process of photoresist stripping and cleaning, the sidewalls of Cu layer are prone to be oxidized and flake off, thus metal line width reduces (Figure 4b).




Figure 4. (a) Segmental in-depth profile of Cr/Al/Ti/Au-2 sample; (b) Uncovering sidewalls of Cu layer are oxidized and flake off in Cr/Cu/Ti/Au inductor.

Among four kinds of samples, Cr/Al/Ti/Au had clear interfaces with less problems of the binary phase and the oxidation mentioned above, as the Al_2O_3 forming on the Al surface affords it a better corrosion resistance than Cu. Despite this, alloying between the adhesive layer and the conductor layer was observed in all samples.

Measured Q -factors for these four kinds of inductors are presented in Figure 5a–d. Maximum value of Q curve (Q_m), usually referred to as one of the bench marks to evaluate the quality of inductors, was around 0.55 GHz for all inductors. Q_m was 6 for Cr/Cu/Cr whereas the smallest one was 5.2 for Cr/Cu/Ti/Au, Q_m of the Cr/Al/Ti/Au inductor was 5.6. The Al-based metal multilayer shows competitive ability in fabricating actual inductor on sapphire, as compared to Cu-based multilayers whose electrical conductivities degrade due to the oxidation or interdiffusion of the metals. Additionally, simulation results match well with the measured ones in spite of slight variations in Q_m and resonant frequencies that exist between them.




Figure 5. Comparisons between simulation and measurement results for the inductors fabricated by (a) Cr/Al/Ti/Au; (b) Cr/Cu/Cr; (c) Cr/Cu/Ni/Au and (d) Cr/Cu/Ti/Au, respectively.

Conventionally, three-element model ruling out the substrate-related elements on the basis of Pi model [16,21] is often used for on-chip spiral inductors on sapphire (DUT in Figure 6b), in which L_s and R_s represent the series inductance and resistance, and capacitance C_s models the feed-through path between the spiral and the underpass metal line. In addition, the parasitic effect from GSG test pattern, which is used to be de-embedded relying on “open”, “through” and “short” structures, was included into our model. Shunt admittances Y_p from the contact pads and the interconnects were modeled by capacitance C_p and resistance R_p [22,23], while contact impedances Z_c between the probes and the pads at input and output ports were indicated by series L_c [24,25], it cannot be ignored for its great influence on high frequency characteristic of the model. Except R_s , the other elements are frequency-independent.

Analytical formulas [21] considering skin effect in the conductor are used to evaluate R_s as follows:

$$\delta = \sqrt{\frac{\rho}{\pi \cdot \mu \cdot f}} \tag{5}$$

where δ is the skin depth, ρ , μ , and f represent the resistivity, permeability and frequency, respectively.

$$t_{eff} = \delta \cdot (1 - e^{-t_{me}/\delta}) \tag{6}$$

$$R_s = \frac{\rho \cdot l}{w \cdot k \cdot t_{eff}} \tag{7}$$

where t_{eff} is defined as metal effective thickness, l and w represent the metal line length and width, respectively. A correction factor k is introduced in Equation (7). In our experiment, empirical value for k ranges from 0.6 to 0.7 depending on how well the model data fits with the experimental result.




Figure 6. (a) Schematic diagram of on-chip spiral inductor with GSG pads and its (b) topology and equivalent physical models.

Figure 7 shows measured and modeled Y -parameters, L values and Q -factors for the inductors, respectively. Good agreement between them verifies the validity of our model and extraction scheme. By fitting with the embedded measurement result, series and parasitic parameters can be extracted rapidly. They are listed in Table 2. Analysis on these parasitic parameters originating from contact pads and interconnections provides an insight into RF measurement.




Figure 7. (a) Measured and modeled magnitude and phase of Y_{11} and Y_{12} for the inductors with $R_{in} = 600 \mu m$; (b) Inductances and Q -factors for the inductors with different R_{in} .

Table 2. Summary of model parameters for inductors with different inner radius.

Inner Radius (R_{in} : μm)	Extracted Parameters Fitting to Measurement					
	L_s (nH)	C_s (fF)	C_p (fF)	R_p (Ω)	L_c (nH)	k
400	29.16	92.02	230.62	21.71	1.09	0.63
500	36.00	104.01	268.37	18.14	1.75	0.61
600	44.83	100.12	323.91	18.72	1.01	0.65

4. Conclusions

Previous studies took for granted that Cu was more suitable to fabricate on-chip inductors than Al. However, the investigation on Al and Cu-based inductors presented in this paper has exhibited distinct results, which implies more attention should be paid to the metallization system and fabrication process on account of the alloying and the oxidation of Cu-based multilayers. Optimizations have been provided to achieve higher conductivity. Additionally, a modified physical model which takes the parasitic effect of RF test structures into account has been proposed and verified in its validity. This could be in turn applied to rebuild a three-element equivalent physical model of de-embedded inductors. A slight mismatch between modeled and measured Y_{12} has been found around 2.25 GHz, demonstrating that in addition to the skin effect, these model and formulas should include other second-order effects when applied at higher frequencies. Our study provides an insight into the design, fabrication and optimization of on-chip spiral inductors on sapphire.

Author Contributions: Conceptualization, C.L.; methodology, C.L. and T.Z.; software, C.L.; validation, C.L.; writing—original draft preparation, C.L.; writing—review and editing, T.Z., Z.L. and X.Y.; supervision, J.W. and J.L.; project administration, Z.L. and X.Y.; funding acquisition, Z.L. and X.Y. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by National Key Research and Development Program of China, grant number 2017YFB0403100, 2017YFB0403103, and National Natural Science Foundation of China, grant number 61974140 and 61604140.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Craninckx, J.; Steyaert, M.S.J. A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors. *IEEE J. Solid-State Circuits* **1997**, *32*, 736–744. [\[CrossRef\]](#)
2. Yue, C.P.; Wong, S.S. On-chip spiral inductors with patterned ground shields for Si-based RF ICs. *IEEE J. Solid-State Circuits* **1998**, *33*, 743–752. [\[CrossRef\]](#)
3. Xie, Y.H.; Frei, M.R.; Becker, A.J.; King, C.A.; Kossives, D.; Gomez, L.T.; Theiss, S.K. An Approach for Fabricating High-Performance Inductors on Low-Resistivity Substrates. *IEEE J. Solid-State Circuits* **1998**, *33*, 1433–1438.
4. Shen, P.; Zhang, W.-R.; Huang, L.; Jin, D.-Y.; Xie, H.-Y. Improving the quality factor of an RF spiral inductor with non-uniform metal width and non-uniform coil spacing. *J. Semicond.* **2011**, *32*, 064011. [\[CrossRef\]](#)
5. Wang, H.-S.; He, W.-L.; Zhang, M.-H.; Tang, L. An improved single- π equivalent circuit model for on-chip inductors in GaAs process. *J. Semicond.* **2017**, *38*, 114010. [\[CrossRef\]](#)
6. Chander, S.; Bansal, K.; Gupta, S.; Gupta, M. Design and analysis of high performance air-bridge spiral circular inductors for GaN MMICs up to ku band. In Proceedings of the 2017 Devices for Integrated Circuit (DevIC), Kalyani, India, 23–24 March 2017; pp. 734–736.
7. Johnson, R.A.; Chang, C.E.; Asbeck, P.M.; Wood, M.E.; Garcia, G.A.; Lagnado, I. Comparison of microwave inductors fabricated on silicon-on-sapphire and bulk silicon. *IEEE Microw. Guided Wave Lett.* **1996**, *6*, 323–325. [\[CrossRef\]](#)
8. Gu, L.-M.; Che, W.-Q.; Huang, F.-H.; Chiu, H.-C. A high power active circulator using GaN MMIC power amplifiers. *J. Semicond.* **2014**, *35*, 115003. [\[CrossRef\]](#)
9. Burghartz, J.N.; Edelstein, D.C.; Soyuer, M.; Ainspan, H.A.; Jenkins, K.A. RF circuit design aspects of spiral inductors on silicon. *IEEE J. Solid-State Circuits* **1998**, *33*, 2028–2034. [\[CrossRef\]](#)
10. Cheng, Y.-L.; Lee, C.-Y.; Huang, Y.-L. Copper metal for semiconductor interconnects. In *Noble and Precious Metals-Properties, Nanoscale Effects and Applications*; Mohindar, S., Alan, B., Eds.; IntechOpen: Rijeka, Croatia, 2018; pp. 220–221.
11. Bahramian, A.; Eyraud, M.; Vacandio, F.; Knauth, P. Cu/Ni/Au multilayers by electrochemistry: A crucial system in electronics—A critical review. *Microelectron. Eng.* **2019**, *206*, 25–44. [\[CrossRef\]](#)

12. Paunovic, M.; Bailey, P.J.; Schad, R.G.; Smith, D.A. Electrochemically Deposited Diffusion Barriers. *J. Electrochem. Soc.* **1994**, *141*, 1843–1850. [[CrossRef](#)]
13. Anthony, R.; Wang, N.; Casey, D.P.; Mathúna, C.Ó.; Rohan, J.F. MEMS based fabrication of high-frequency integrated inductors on Ni–Cu–Zn ferrite substrates. *J. Magn. Magn. Mater.* **2016**, *406*, 89–94. [[CrossRef](#)]
14. Lin, C.; Zhan, T.; Liu, Z.-Q.; Yi, X.-Y.; Wang, J.-X.; Li, J.-M. A Wirelessly Controllable Optoelectronic Device for Optogenetics. *IEEE Photon. Technol. Lett.* **2019**, *31*, 915–918. [[CrossRef](#)]
15. O’Neill, J.J., Jr.; Vossen, J.L. Cr–Cu and Cr–Cu–Cr Thin Film Metallization. *J. Vac. Sci. Technol.* **1973**, *10*, 533–538. [[CrossRef](#)]
16. Cao, Y.; Groves, R.A.; Huang, X.-J.; Zamdmer, N.D.; Plouchart, J.-O.; Wachnik, R.A.; King, T.-J.; Hu, C.-M. Frequency-independent equivalent-circuit model for on-chip spiral inductors. *IEEE J. Solid-State Circuits* **2003**, *38*, 419–426. [[CrossRef](#)]
17. Kuhn, W.B.; He, X.; Mojarradi, M. Modeling spiral inductors in SOS processes. *IEEE Trans. Electron. Devices* **2004**, *51*, 677–683. [[CrossRef](#)]
18. Han, B.; Wang, S.-B.; Shi, X.-F. Design of MCI single and symmetrical on-chip spiral inductors. *J. Semicond.* **2017**, *38*, 064008. [[CrossRef](#)]
19. Morabito, J.; Thomas, J.; Lesh, N. Material Characterization of Ti-Cu-Ni-Au (TCNA)-A New Low Cost Thin Film Conductor System. *IEEE Trans. Parts Hybrids Packag.* **1975**, *11*, 253–262. [[CrossRef](#)]
20. Todeschini, M.; Bastos da Silva Fanta, A.; Jensen, F.; Wagner, J.B.; Han, A. Influence of Ti and Cr Adhesion Layers on Ultrathin Au Films. *ACS Appl. Mater. Interfaces* **2017**, *9*, 37374–37385. [[CrossRef](#)]
21. Yue, C.P.; Wong, S.S. Physical Modeling of Spiral Inductors on Silicon. *IEEE Trans. Electron Devices* **2000**, *47*, 560–568. [[CrossRef](#)]
22. Fraser, A.; Gleason, R.; Strid, E.W. GHz on-silicon-wafer probing calibration methods. In Proceedings of the 1988 Bipolar Circuits and Technology Meeting, Minneapolis, MN, USA, 12 September 1988; pp. 154–157.
23. Cho, H.; Burk, D.E. A three-step method for the de-embedding of high-frequency S-parameter measurements. *IEEE Trans. Electron Devices* **1991**, *6*, 1371–1375. [[CrossRef](#)]
24. Pan, J.; Yang, H.-G.; Yang, L.-W. A simple method of measuring differentially-excited on-wafer spiral inductor-like components. *J. Semicond.* **2009**, *30*, 074006.
25. Kolding, T.E. On-wafer calibration techniques for giga-hertz CMOS measurements. In Proceedings of the 1999 International Conference on Microelectronic Test Structures, Gothenburg, Sweden, 15–18 March 1999; Volume 12, pp. 105–110.