



Article

An Innovative Successive Approximation Register Analog-to-Digital Converter for a Nine-Axis Sensing System

Chih-Hsuan Lin * and Kuei-Ann Wen

Department of Electronic Engineering, National Chiao Tung University, Hsinchu 300, Taiwan; stellawen@mail.nctu.edu.tw

* Correspondence: shsuanhsuan.ee01g@g2.nctu.edu.tw; Tel.: +886-3-573-1627

Abstract: With nine-axis sensing systems in 5G smartphones, mobile power consumption has become increasingly important, and ultra-low-power (ULP) sensor circuits can decrease power consumption to tens of microwatts. This paper presents an innovative successive approximation register analog-to-digital converter, which comprises fine (three most significant bits (MSBs) plus course conversion (11 least significant bits (LSBs)) capacitive digital-to-analog converters (CDACs), ULP, four-mode reconfigurable resolution (9, 10, 11, or 12 bits), an internally generated clock, meta-detection, the switching base midpoint voltage (V_m) (SW-B-M), bit control logic, multi-phase control logic, fine (three MSBs) plus course conversion (11 LSBs) switch control logic, phase control logic, and an input signal plus negative voltage ($V_I + \text{NEG}$) voltage generator. Then, the mechanism of the discrete Fourier transform (DFT)-based calibration is applied. The scalable voltage technique was used, and the analog/digital voltage was V_{analog} (1.5 V) and $V_{digital}$ (0.9 V) to meet the specifications of the nine-axis ULP sensing system. The CDACs can reconfigure four-mode resolutions, 9–12 bits, for use in nine-axis sensor applications. The corresponding dynamic signal-to-noise and distortion ratio performance was 50.78, 58.53, 62.42, and 66.51 dB. In the 12-bit mode, the power consumption of the ADC was approximately 2.7 μW , and the corresponding figure of merit (FoM) was approximately 30.5 fJ for each conversion step.



Citation: Lin, C.-H.; Wen, K.-A. An Innovative Successive Approximation Register Analog-to-Digital Converter for a Nine-Axis Sensing System. *J. Low Power Electron. Appl.* **2021**, *11*, 3. <https://doi.org/10.3390/jlpea11010003>

Received: 23 November 2020

Accepted: 6 January 2021

Published: 9 January 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Keywords: reconfigurable; SAR-ADC; fine (3 MSBs) plus course conversion (11 LSBs) CDAC; DFT-based

1. Introduction

A recent trend is the application of nine-axis sensing systems that merge analog radio frequency microelectromechanical systems (RF MEMSs) with 5G mobile systems. These nine-axis ultra-low-power (ULP) sensing systems have been important for increasing mobile standby time and maintaining high-efficiency operations. In the power consumption of the capacitance-to-digital (C2D) circuit, the contribution of the analog-to-digital converter is the largest. To meet the specifications of the nine-axis ultra-low-power (ULP) sensing systems, the power consumption of the analog-to-digital converter which is less than 10 μW is needed. For example, the three-axis accelerometer is a capacitive sensing system, and the capacitance variation for per G, which is acceleration, is often smaller than 1 fF/G. Capacitance-to-voltage (C2V) circuits, correlated double sampling (CDS), and chopper stabilization (CHS) are used to decrease low-frequency noise. The capacitance-to-digital (C2D) circuit also needs a variable gain amplifier (VGA) to amplify sensing signals. The C2D circuit uses time-sharing, a time-division multiplexing method to increase standby time. The output voltage of a three-axis accelerometer is pulled to the successive approximation register analog-to-digital converter (SAR-ADC) with a fine (three most significant bits (MSBs)) plus course conversion (11 least significant bits (LSBs)) capacitive digital-to-analog converter (CDA). This SAR-ADC with a fine plus course conversion CDA (SAR-ADC-WFC-CDA) has an internally generated clock. Discrete Fourier transform (DFT)-based calibration is applied to reduce the performance decline. The SAR-ADC-WFC-CDA chooses a ULP four-mode reconfigurable resolution (RR). The internally generated clock is generated

by an internal circuit. A thermometer code is used to switch the segment capacitors and to decrease the transient noise for the fine conversion capacitive digital-to-analog converter (CDAC).

In this study, the non-binary weighted method was used to avoid the incomplete CDAC settling time problems caused by coarse conversion CDAC errors. Error correction, which increases the digital code correction capability, and meta-detection, which avoids the occurrence of spark codes, were applied. The switching base midpoint voltage (V_m) (SW-B-M) was used to decrease the average switching energy. A dynamic latch was used to increase the data input (Din) speed, bit control logic, multi-phase control logic, fine (three MSBs) plus coarse (11 LSBs) conversion switch control logic, phase control logic, and an input signal plus the negative voltage ($V_I + \text{NEG}$) voltage generator. A switch with NEG (SW-W-NEG) was used to increase the linearity and to reconfigure the 9-, 10-, 11-, and 12-bit resolutions.

Moreover, fully-synthesizable successive approximation register (SAR) analog-to-digital converters (ADCs) were presented and the dyadic digital pulse modulation (DDPM) digital-to-analog (DAC) was used and FOM is higher than the traditional SAR-ADC [1]. An energy-efficient low power 10-b 8-MS/s asynchronous successive approximation register (SAR) analog-to-digital (ADC) converter was presented and the power consumption is 108 μW [2]. The method of the estimated lower bound to the power consumption of successive approximation analog-to-digital converters is presented [3] and FOM is 94.5 fJ/conversion. A recursive discrete Fourier transform (RDFT) foreground digital calibration method is used to lower the harmonic distortion [4] and power consumption is 41.5 μW . A reconfigurable successive approximation register (SAR) analog-to-digital converter (ADC), where the resolution can be scaled from 9 to 12 bits, is used to lower power consumption [5] and power consumption is 9.7 μW for the 12-bit mode.

1.1. Analysis of the Switching Base V_m (SW-B-M) Algorithm and Architecture

Figure 1 illustrates the SW-B-M architecture and binary-weighted CDAC. The following is the SW-B-M procedure: In the sample phase, the bootstrap switch pulls to input differential signals (VIP and VIN), and the CDAC on the upper-side and the top plate is the VIP signal. The midpoint voltage (V_m) pulls to the CDAC on the bottom plate. In Phase 1, the bootstrap switch is floated. The two-stage comparator can compare the input of the differential voltages (node_p and node_n) to decide directly and does not change any capacitors. The maximum capacitor (P1C) on the upper-side and the bottom plate connect from the V_m to the high-level voltage (V_H) when the node_p voltage is greater than the node_n voltage. The maximum capacitor (N1C) on the lower-side and the bottom plate connect from the V_m to the low-level voltage (VL). The SW-B-M repeats this operation until the LSB makes a decision [6].




Figure 1. The switching bases midpoint voltage (V_m) (SW-B-M) architecture. V_H , high-level voltage; V_L , low-level voltage; V_m , midpoint voltage.

Figure 2a presents the SW-B-M switching procedure. A binary search CDAC is used and generates both the voltage of node_p and node_n through charge redistribution [7]. It shows the 3-bit binary-weighted CDAC with the SW-B-M [8]. In the sample phase, both input differential signals (VIP and VIN) are sampled with the CDAC top plates, and the bottom plates of the two CDACs are connected to the Vm. In Phase 1, the VIP and VIN are floated. In Phase 2, the MSB CDAC on the upper-side and the bottom plate is connected from the Vm to the VH, and the MSB CDAC on the lower-side and the bottom plate is pulled down from the Vm to the VL. The rest of the capacitors on the bottom plate are then connected to the Vm. Figure 2b presents the waveform of the SW-B-M switching procedure. Equations (1) and (5) use the law of charge conservation from sample phase to phase 1, while Equations (2) and (6) can be used to calculate the upper- and the lower-sides of the top plate voltage (node_p and node_n). Equations (3) and (7) can be used to determine the voltage node_p and node_n from phase 1 to phase 2. The energy consumption from phase 1 to phase 2 for the upper- and lower-sides can be derived from Equations (4) and (8), and the total energy can be derived from Equation (9). The total energy can be derived from Equation (10) when Vm is equal to half of the VH. The average switching energy of the capacitor by the SW-B-M method is represented by Equation (11):

$$(-Vm + VIP) * 4Cu = (Vnode_p - VH) * 2Cu + (Vnode_p - Vm) * 2Cu \quad (1)$$

$$Vnode_p = \frac{1}{2}VH - \frac{1}{2}Vm + VIP \quad (2)$$

$$Vnode_p_{phase1 \rightarrow phase2} = \frac{1}{2}VH - \frac{1}{2}Vm + VIP - VH - (-Vm + VIP) \quad (3)$$

$$Energy_{p_{phase1 \rightarrow phase2}} = (VH - Vm) * 2Cu * Vnode_p_{phase1 \rightarrow phase2} \quad (4)$$

$$(-Vm + VIN) * 4Cu = (Vnode_n - 0) * 2Cu + (Vnode_n - Vm) * 2Cu \quad (5)$$

$$Vnode_n = -\frac{1}{2}Vm + VIN - 0 \quad (6)$$

$$Vnode_n_{phase1 \rightarrow phase2} = -\frac{1}{2}Vm + VIN - 0 - (-Vm + VIN) \quad (7)$$

$$Energy_{n_{phase1 \rightarrow phase2}} = (VH - Vm) * 2Cu * Vnode_n_{phase1 \rightarrow phase2} \quad (8)$$

$$\begin{aligned} &Energy_{p_{phase1 \rightarrow phase2}} + Energy_{n_{phase1 \rightarrow phase2}} \\ &= \left(-(-VH + Vm)^2 \right) * Cu + \left(-(VH + Vm) * Cu * Vm \right) \\ &= (-Cu * VH^2) + (Cu * VH * Vm) \end{aligned} \quad (9)$$

$$\text{Set } Vm = \frac{1}{2}VH; \text{ } Energy_{p_{phase1 \rightarrow phase2}} + Energy_{n_{phase1 \rightarrow phase2}} = \frac{1}{2}Cu(VH)^2 \quad (10)$$

$$E_{SW-B-M,avg} = \sum_{i=1}^{n-1} 2^{n-3-2i} \cdot (2^i - 1) \cdot Cu \cdot (VH)^2 \quad (11)$$

The SAR-ADC-WFC-CDA uses a segmented method for the fine conversion CDAC and the non-binary weighted method for the course conversion CDAC. It also uses differential architecture to cancel out the common-mode noise to achieve high resolution and accuracy. The capacitance ratio of the SAR-ADC-WFC-CDA is 256, 256, 256, 256, 256, 256, 256, 112, 64, 32, 20, 10, 8, 4, 2, 2, 1, and 1.

The fine conversion CDAC for the SAR-ADC-WFC-CDA contains seven capacitors. Each capacitor is 2^8 fF. The course conversion CDAC does not adopt a “radix of 2” weighted CDAC and has two additional operation cycles. Figure 3 shows the SW-B-M architecture with the fine plus course conversion CDAC.

The equations for the average switching energy of the SW-B-M are (11) and $341 Cu(VH)^2$. The switch numbers are $4n + 8$, and the unit capacitor (Cu) number is 2^{n-1} [9,10].




Figure 2. (a) SW-B-M switching procedure. (b) Waveform of the SW-B-M switching procedure. VH, high-level voltage; VL, low-level voltage; Vm, midpoint voltage; Cu, unit capacitor; VIP and VIN, input differential signals.

1.2. Non-Binary Algorithm

The algorithm for the binary-weighted is with “radix of 2” and the capacitance of each bit is $2^n Cu$, n is the bit number. The algorithm of the non-binary-weighted is not with “radix of 2” and the dispersed part of the MSB capacitor which is shown as a red-line of Figure 4a is dispersed to other bits. The number of capacitors per bit for the non-binary-weighted is split or merged to form capacitors with the radix-2 form and is renamed the non-binary-weighted simplify. The capacitors with the radix-2 form for the non-binary-weighted simplify have corresponding digital outputs and are represented by many different codes. In the 10-bit non-binary-weighted simplify, the capacitors split into ($2^6 Cu, 2^5 Cu, 2^4 Cu$) and the corresponding digital outputs are (P1C_B7, P1C_B6, P1C_B5). In the 9- and 8-bit

non-binary-weighted simplify, the capacitor has no split, and the corresponding digital output is (P2C_B7, P3C_B6). In the 7-bit non-binary-weighted simplify, the capacitors split to (2^4Cu , 2^2Cu) and the corresponding digital output is (P4C_B5, P4C_B3). In the 6-bit non-binary-weighted simplify, the capacitors keep to (2^3Cu , 2^1Cu) and the corresponding digital output is (P5C_B4, P5C_B2). In the 5-bit non-binary-weighted simplify, the capacitors merge to (2^3Cu) and the corresponding digital output is (P6C_B4). In the 4-bit non-binary-weighted simplify, the capacitors merge to (2^2Cu) and the corresponding digital output is (P7C_B3). In the 3-bit non-binary-weighted simplify, the capacitors merge to (2^1Cu) and the corresponding digital output is (P8C_B2). In the 2-bit non-binary-weighted simplify, the capacitors merge to (2^1Cu) and the corresponding digital output is (P9C_B1). In the 1-bit and 0-bit non-binary-weighted simplify, the capacitors keep to 2^0Cu and 2^0Cu and the corresponding digital outputs are P10C_B1 and P11C_B1. It extends from 9 to 11 bits and has the digital outputs of the corresponding capacitors. The corresponding digital outputs of the non-binary-weighted CDAC simplify use the error correction for the non-binary-weighted and converter 11 bits back to 9 bits, the digital outputs are DO1~DO9. In the error correction for the non-binary-weighted, P5C_B2 and P8C_B2 generate (carry5_8), P4C_B3 plus P7C_B3 generate (carry4_7), P5C_B4 plus P6C_B4 generate (carry5_6), CP1_B5 plus P4C_B5 generate (carry1_4), P1C_B6 plus P3C_B6 generate (carry1_3), and P1C_B7 plus P2C_B7 generate (carry1_2). The algorithm for the binary-weighted and the non-binary-weighted is shown in Figure 4a and the error correction for the non-binary-weighted is shown in Figure 4b.




Figure 3. The SW-B-M architecture with the fine plus course conversion capacitive digital-to-analog converter (CDAC). VH, high-level voltage; VL, low-level voltage; Vm, midpoint voltage; VIP and VIN, input differential signals.

1.3. Linearity Analysis

For the course conversion CDAC to have the same quantization error as the binary-weighted CDAC, every split capacitor must maintain the radix-2 form. The course conversion CDAC is $112Cu$, $64Cu$, $32Cu$, $20Cu$, $10Cu$, $8Cu$, $4Cu$, $2Cu$, $2Cu$, Cu , Cu , and $112Cu$ split into (2^6Cu , 2^5Cu , 2^4Cu), $20Cu$ splits into (2^4Cu , 2^2Cu), $10Cu$ splits into (2^3Cu , 2^1Cu), and $2Cu$ splits into (2^1Cu). The fine conversion CDAC is implemented with seven capacitors of the same size (2^8Cu), and each is controlled by the conversion from binary (3 bits) to thermometer (7 bits) code. With the input code from 0,0,0 to 1,1,1, the binary-to-thermometer code changes by 1 bit in each clock cycle, and it can decrease the transient noise and improve the linearity deterioration caused by the mismatched capacitors. The benefit of having the fine conversion CDAC use the thermometer code is that it can improve the linearity and differential linearity (DNL). Because the course conversion CDAC maintains the radix-2 form, the course conversion has the same linearity and DNL as the binary-weighted CDAC [11,12].




Figure 4. (a) Algorithm for the binary-weighted and non-binary-weighted; (b) error correction for the non-binary-weighted.

2. The Successive Approximation Register Analog-to-Digital Converter with the Fine (Three Most Significant Bits) Plus Course Conversion (11 Least Significant Bits) Capacitive Digital-to-Analog Converter Architecture

2.1. Block Diagram of the Successive Approximation—Register Analog-to-Digital Converter with the Fine Plus Course Conversion Capacitive Digital-to-Analog Converter (SAR-ADC-WFC-CDA)

Figure 5 shows a block diagram of the SAR-ADC-WFC-CDA and is divided into analog and digital blocks. The analog block contains the bootstrap switch, two-stage comparator, SW-W-NEG (negative) and level shifter with NEG, the generator of the VI + NEG voltage, and the fine (three MSBs) plus course conversion (11 LSBs) CDAC. The digital section contains the SW-B-M and bit control logic, an internally generated clock, meta-detection, a dynamic latch, bit control logic, multi-phase control logic, fine plus course conversion switch control logic, phase control logic, and an error correction schematic. The analog and digital block use V_{analog} (1.5 V) and $V_{digital}$ (0.9 V) to decrease power consumption, and the negative voltage is -1.5 V. Moreover, the RR control logic uses multiplexing and a negative voltage level shifter to generate RR0~2 through both RR (1)_I and RR(0)_I. The RR0, RR1, and RR2 control the SW-W-NEG on the upper- and lower-sides of the CDAC to divide the resolutions (9, 10, 11, and 12 bits). The power and ground for the SW-W-NEG on the upper-side of the CDAC are VDDH and VIP + Negative, and that on the lower-side is VDDH and VIN + negative. The voltage level shifter and the level shifter with NEG use contention reduction techniques to decrease power consumption and to reduce delays [13]. The unit capacitance (Cu) for CDAC is represented as 9 fF.




Figure 6. Bootstrap switch [14]. CKS, sampling clock; NG, boosted voltage; VI, input signal; VO, output signal.




Figure 7. The fine plus course conversion capacitive digital-to-analog converter and switch with NEG (RR0/RR1/RR2). VH, high-level voltage; VL, low-level voltage; Vm, midpoint voltage.

Because the SW-W-NEG uses the control signal (RR_I) to generate both CTRL and CTRL B through two inverters, which use VDDH as power and VI + Negative as ground, the SW-W-NEG has high linearity and low leakage current. Because the difference of the voltage power and ground is larger than 1.8 V, the devices of the SW-W-NEG are 3.3 V metal-oxide-semiconductor (MOS) field-effect transistors, except the SW, which is both P16 and P17, that are 1.8 V MOS, and shown in Figure 8. The parasitic capacitance of the SW has a small impact on the fine plus coarse conversion CDAC.

Figure 9a illustrates the VI + NEG voltage generator, which is used in the SW-W-NEG. The operation is as follows: When the START signal pulls down to GND, the top plate voltage of the CB2 is charged to the negative voltage. In Phase 2, the START signal pulls up to VDDH, and the P11 is turned on. This causes the voltage of the bottom plate of the CB2 pull to VI, which is connected from the top plate of the CDAC, and the output voltage (Vout) is boosted to VI + Negative. The Vout2 voltage, which is equal to VI + Negative, is generated through the unity gain buffer to drive the SW-W-NEG. Figure 9b illustrates the timing of START, START_x, and CLK11, which are used to control the VI + NEG voltage generator.




Figure 8. The switch with a negative voltage (SW-W-NEG) schematic. RS_I, control signal; VI, input signal; VOUT, output signal; VO2, a ground voltage.




Figure 9. (a) The input signal plus the negative voltage (VI + NEG) voltage generator. (b) The input signal plus the negative voltage (VI + NEG) voltage generator timing diagram. Start_x, start signal; VI, input signal; Vout, boosted voltage; Vout2, output signal.

2.4. Internally Generated Clock, Multi-Phase Control Logic, Phase Control Logic, Fine Plus Course Conversion Switch Control Logic, Bit Control Logic, Meta-Detection, and Error Correction Schematic

The SAR-ADC-WFC-CDA uses an internal circuit to generate the internally generated clock. It does not need an extra clock generator. The internally generated clock can adjust the time of each clock period by the delay of the internal circuit and a two-stage comparator. Moreover, it adds a delay cell to increase the clock period to avoid capturing data at the CDAC unsetting time. When the differential input voltage difference of the two-stage comparator is greater than 0.5 LSB, the internally generated clock period is shorter, the CDAC settling time is shorter and leave the remaining time for the next operation cycle. When the differential input voltage difference of the comparator is less than 0.5 LSB, the internally generated clock period is longer and gives the CDAC longer settling time.

The generation procedure of the internally generated clock is as follows: The voltage at node_p and node_n passes the two-stage comparator to achieve the differential output signals (VOP and VON). The differential output signals (VOP and VON) can get a valid signal (VA) through the “INV gate” and the “NAND gate.” The CKS, CK11, and VA signal generate asynchronous clock (CKC) via the “NOR gate.” Moreover, CKC increases the clock period by the delay cell, internal circuit, and the two-stage comparator. Finally, the internally generated asynchronous clock is Asyn-CK. The procedure for the generated Asyn-CK signal is the feedback loop control. As Figure 10 indicates, the internally generated clock (Asyn-CK) is adopted to trigger the regenerative state and to reset to the initial state of the two-stage comparator.




Figure 10. The internally generated clock in the successive approximation register analog-to-digital converter with the fine plus course conversion capacitive digital-to-analog converter. CKS, sampling clock; CK11, the last multi-phase clock.

When both the CKS and the CKC are ready, the CKC signal controls the multi-phase control logic to obtain the multi-phase clock, which is CLK_i. The CK11 signal is used to reset the SAR-ADC with the fine plus course conversion CDAC and reduce power consumption. Figure 11 presents the timing diagram of the multi-phase control logic and is shown with “CK_i,” where “i” indicates 0_3, 0_2, and 0_1 for the fine conversion (three MSBs), and 1 to 11 for the course conversion (11 LSBs).

The bit control logic is the differential signals (node_p and node_n) that passes the two-stage comparator plus inverter to obtain outCMP+ and outCMP- and is triggered by the CKC. The outCMP+ and outCMP- signals are data input (Din) and connect to the bit control logic, then passes through the dynamic latch of the bit control logic to generate OL0_3~OL0_1, OL1~OL11, OR0_3~OR0_1, and OR1~OR11. Figure 12 presents a block diagram of the fine plus course conversion switch control logic, bit control logic, meta detection schematic, and multi-phase control logic.




Figure 11. The multi-phase control logic timing diagram.




Figure 12. Block diagram of the fine plus course conversion switch control logic, bit control logic, meta-detection schematic, and multi-phase control logic.

This dynamic latch is controlled by CKS, \sim CKi-1, and PH_Bi and is shown in Figure 13. The dynamic latch is controlled by PH_Bi and reduces power consumption after the operation has finished. The PH_Bi is then controlled by CKS, CKi, and \sim CKi-1 and is shown in Figure 14. Because the bit control logic is composed of many dynamic circuits, the data (Din) input speed increases.




Figure 13. Dynamic latch. CKS, sampling clock; PH_Bi, the control signal; CKi; the i-th multi-phase clock; IPi and INi, the input differential signals; OLi and ORi, the dynamic latch output signals.




Figure 14. Phase control logic. CKS, sampling clock; PH_Bi, output signal; CKi; the i-th multi-phase clock.

As shown in Figure 12, the dynamic latch output (OLi and ORi) of the bit control logic enters the fine plus course conversion switch control logic, which is triggered by CKi to switch the specified capacitors of the CDAC. The output of the fine plus course conversion switch control logic controls P0CT to P6CT for the fine conversion CDAC on the upper-side and P1C to P11C for the course conversion CDAC on the upper-side.

The fine conversion switch control logic timing diagram for the fine conversion CDAC on the upper-side is as follows: When (CK0_3, CK0_2, CK0_1) is (0, 0, 0), (P6CT to P0CT) is (0, 0, 0, 0, 0, 0), and the (P6CT to P0CT) from the Vm pulls down to VL. When (CK0_3, CK0_2, CK0_1) is (1, 0, 0), (P6CT to P0CT) is (0, 0, 0, 1, 1, 1), and (P6CT to P4CT) pulls down from Vm to VL, while (P3CT to P0CT) pulls up from Vm to VH. Moreover, when (CK0_3, CK0_2, CK0_1) is (1, 1, 1), (P6CT to P0CT) is (1, 1, 1, 1, 1, 1), and (P6CT to P0CT) pulls up from Vm to VH. Figure 15a shows the SW-B-M control logic timing diagram for the fine conversion CDAC array on the upper-side.




Figure 15. (a) Fine conversion switch control logic timing diagram for the fine conversion capacitive digital-to-analog converter on the upper-side. (b) Course conversion switch control logic timing diagram for the course conversion capacitive digital-to-analog converter on the upper-side. Din, input data.

The course conversion switch control logic timing diagram for the course conversion CDAC on the upper-side is as follows: When the CKi pulls down a VL, PiC maintains Vm. Moreover, when CKi pulls up a VH, PiC is Din, and NiC is ~Din. The Din may be VH or VL. This operation is duplicated until the least significant bit of the course conversion CDAC. Figure 15b depicts the course conversion CDAC array on the upper-side.

The differential voltage (node_p and node_n) of the SAR-ADC-WFC-CDA on the top plate are changed by the capacitance ratio, which is not a factor of 2 and has two more cycles than the binary-weighted CDAC. When the external interference influences the SAR-ADC-WFC-CDA in the conversion cycle, the two additional cycles can correct the node_p and node_n voltage continuously until the $n + 2$ operation cycles end. Finally, the

difference between node_p and node_n of the SAR-ADC-WFC-CDA should be less than 0.5 LSB.

The SAR-ADC-WFC-CDA's digital outputs are P0_3C_B11, P0_2C_B10, and P0_1C_B9 for the fine conversion CDAC. The digital outputs and algorithm for the course conversion CDAC are shown in Figure 4a,b. Through the error correction schematic algorithm for the fine plus course conversion, the digital outputs of the fine and the course conversion CDAC are integrated and convert to 12 bits, including DO0_3~DO0_1 and DO1~DO9. Figure 16a shows the error correction schematic, and Figure 16b presents the error correction schematic algorithm for the fine plus course conversion CDAC on the upper-side.




Figure 16. (a) Error correction schematic for the fine plus course conversion capacitive digital-to-analog converter. (b) Error correction algorithm for the fine plus course conversion capacitive digital-to-analog converter on the upper-side. CKS, sampling clock.

The comparator has an occasional issue with the spark code, which is a large error code. When the difference voltage of the differential input signal of the comparator is less than 0.5 LSB, it has a longer regenerative time in the bit cycle. When the regenerative time is greater than the f_s and occasionally does not make a decision, the SAR-ADC-WFC-CDA digital output appears as a sparkle code. To avoid this problem, a two-stage comparator and the meta-detection schematic were designed.

The two-stage comparator is shown in Figure 17 and the preamp magnifies the differential input voltage by 5–10 times and sends the signal to the second-stage latch, which makes the signal regenerate and reach almost full range. The input differential pair of the two-stage comparator is operated at the subthreshold region by a fixed current source (M6) to decrease the parasitic capacitance of the output of the input differential pair and to achieve low noise. The input equivalent integrated noise can be derived as Equation (12) [15]:

$$\sigma_v \cong \sqrt{\frac{k \cdot T}{C_L}} \cdot \sqrt{8 \cdot \frac{V_{thermal}}{V_{threshold}}} \quad (12)$$

where k is the Boltzmann constant, $V_{thermal}$ is the thermal voltage, $V_{threshold}$ is the threshold voltage of the input pair transistor (M1 and M2) equal to 460 mV, and C_L is the parasitic capacitance of both the TI_P and TI_N. Because the size of the input differential pair (M1 and M2) is $2 \mu\text{m}/0.3 \mu\text{m}$ and the parasitic capacitance of the TI_P and TI_N is less than 11 fF, the input equivalent noise is less than 0.5 LSB. The process variation effect is added into the differential pair (M1 and M2) of the two-stage comparator and uses a Monte Carlo simulation. From the Monte Carlo simulation with a typical process corner (TT) and 25°C , the ENOB is less than 0.5 LSB, which is still in compliance with the specification.




Figure 17. Two-stage comparator. CKS, sampling clock; VB, a fixed voltage.

Then the meta-detection schematic describes: From Figure 12, the Asyn-CK is formed through buffer and mux. When the voltage difference in the differential input signal of the comparator is less than 0.5 LSB, the Asyn-CK has a longer regenerative time that exceeds $4 \mu\text{s}$ and it does not make a decision. The meta-detection pulls down to a VL and Asyn-CK to a VH, which executes the two-stage comparator reset cycle. The SAR-ADC-WFC-CDA then continues to the next cycle, which includes the regenerative and reset cycles, until the end of the $n + 2$ clock cycles. The overall operation loses only a few cycles and maintains the remaining cycles to decrease the difference between node_p and node_n. The meta-detection method can reduce the probability of metastability. Figure 18 provides the meta-detection schematic.




Figure 18. The meta-detection schematic. CKS, sampling clock; CK11, the last multi-phase clock.

2.5. Scalable Voltage Design

SAR-ADC-WFC-CDA is divided into an analog block and a digital block to decrease power consumption. The voltage level shifter is used to connect the analog and digital circuits.

The comparator regenerates the output voltage to achieve $V_{analog} \cdot 2^{-n}$ within the T_d time, τ is the time constant of the comparator, T_d is the time of the comparator regeneration, and g_m is transconductance, as shown in Equation (13). Then, the energy of the comparator for the regenerative cycle for $n + 2$ conversion is represented by Equation (14).

$$V_{analog} \cdot 2^{-n} \cdot e^{\left(\frac{T_d}{\tau}\right)} = V_{analog}; T_d = \frac{1}{2f_s}; \tau = \frac{C_L}{g_m} \quad (13)$$

$$I_D = g_m \cdot V_{eff}; E_{COMPreg} = 2 \ln 2 \cdot (n + 2)^2 \cdot C_L V_{eff} V_{analog} \quad (14)$$

Equations (15) and (16) show that scaling down both the V_{analog} and $V_{digital}$ is effective for reducing power consumption. The analog/digital voltage is V_{analog} (1.5 V)/ $V_{digital}$ (0.9 V). The energy of the digital circuits for each conversion is represented by Equation (15). The load capacitance is $C_L (n + 2)$, and $V_{digital}$ is the digital block's voltage. The energy of the comparator for each conversion, including a regenerative ($E_{COMPreg}$)–reset ($E_{COMPreset}$) cycle, is represented by Equation (16) [3,16]. The SAR-ADC-WFC-CDA needs two additional regenerative–reset cycles for each conversion, V_{eff} is the MOS's overdrive voltage, and the V_{analog} is the analog block's voltage. The average energy for the SW-B-M is demonstrated in Equation (11). Equations (11), (15), and (16) indicate that the average energy for the SAR-ADC-WFC-CDA increases as V_{analog} and $V_{digital}$ increase.

$$E_{DIGCLK} = C_L (n + 2) \cdot V_{digital}^2 \quad (15)$$

$$E_{COMPreset} + E_{COMPreg} = (n + 2) C_L V_{analog}^2 + 2 \ln 2 \cdot (n + 2)^2 \cdot C_L V_{eff} V_{analog} \quad (16)$$

3. Discrete Fourier Transform-Based Calibration

$X(n)$ is the continuous input signal, and n is the number of samples. If N samples, which are $x(0), x(1), x(2), \dots, x(N)$, and each sample, $x(n)$, is an impulse response, the Fourier transformation of the continuous input signal ($x(n)$) would be equivalent to:

$$\begin{aligned} X(j\omega) &= \sum_{n=0}^{N-1} x[n] e^{-j\omega n T} = x[0] e^{-j0} + x[1] e^{-j\omega T} + \dots + x[N-1] e^{-j\omega (N-1) T} \\ &= x[0] * 1 + x[1] * W + \dots + x[N-1] * W^{N-1} \end{aligned} \quad (17)$$

where $W = e^{-j\frac{2\pi}{N}}$ and $W = W^{2N} = 1$.

The equation can be represented in matrix form:

$$\begin{bmatrix} X[0] \\ X[1] \\ X[2] \\ \vdots \\ X[N-1] \end{bmatrix} = \begin{bmatrix} 1 & 1 & \cdots & 1 \\ 1 & W & \cdots & W^{N-1} \\ 1 & W^2 & \cdots & W^{2(N-1)} \\ \vdots & \vdots & \vdots & \vdots \\ 1 & W^{N-1} & \cdots & W^{(N-1)(N-1)} \end{bmatrix} \begin{bmatrix} x[0] \\ x[1] \\ x[2] \\ \vdots \\ x[N-1] \end{bmatrix} \quad (18)$$

Frequency domain Discrete Fourier transform Time domain

Figure 19 demonstrates the sinusoidal wave output of the SAR-ADC-WFC-CDA with the ideal signal, which is the continuous input signal, and the non-ideal signal, which is the ideal signal plus the error term of the capacitor mismatch. This matrix form shows both the frequency domain and the time domain of the continuous input signal. The DFT matrix is the corresponding matrix of the transfer from the time domain to the frequency domain. Based on References [4,17], the non-ideal signal can be modeled as $V_{out} = A \cos(\omega t) \pm E$, where E is the error term and is derived as follows:

$$E = \Delta_{D11} \times 2^{11} + \Delta_{D10} \times 2^{10} + \Delta_{D9} \times 2^9 + \Delta_{D8} \times 2^8 + \Delta_{D7} \times 2^7 + \cdots + \Delta_{D0} \times 2^0 \quad (19)$$




Figure 19. The successive approximation register analog-to-digital converter with fine (3 MSBs) plus course (11 LSBs) capacitive digital-to-analog converter sinusoid wave output with the ideal signal and the non-ideal signal.

The mismatch error from the MSB to the LSB capacitor is represented as Δ_{D11} to Δ_{D0} . The non-ideal corrected code is expressed below:

$$X[n]_{\text{non-ideal}} = D_{11} \times 2^{10} \times (2 \pm \Delta_{D11}) + D_{10} \times 2^9 \times (2 \pm \Delta_{D10}) + D_9 \times 2^8 \times (2 \pm \Delta_{D9}) + D_8 \times 2^7 \times (2 \pm \Delta_{D8}) + D_7 \times 2^6 \times (2 \pm \Delta_{D7}) + \cdots + (2 \pm \Delta_{D0}) \quad (20)$$

Because the four MSB capacitors are the main influence on the harmonics of the frequency response and SNDR, this study used only four compensating errors in the digital code and save memory capacity. The non-ideal corrected code for the four MSB capacitors is expressed as follows:

$$X[n]_{\text{non-ideal-4 MSB}} = D_{11} \times 2^{10} \times (2 \pm \Delta_{D11}) + D_{10} \times 2^9 \times (2 \pm \Delta_{D10}) + D_9 \times 2^8 \times (2 \pm \Delta_{D9}) + D_8 \times 2^7 \times (2 \pm \Delta_{D8}) + D_7 \times 2^7 + D_6 \times 2^6 + \cdots + D_0 \times 2^0 \quad (21)$$

Figure 20 illustrates the DFT-based calibration procedure. The four errors are substituted in Equation (21) and are shown in step 1. Then the error term is generated by the difference between $X[n]_{\text{non-ideal-4 MSB}}$ and $X[n]_{\text{ideal}}$ and is shown in step 2. Finally, the error term is added back $X[n]_{\text{non-ideal}}$ to get the compensated code ($X[n]_{\text{final}}$) and the compensated code is recalculated by FFT.






Figure 20. Discrete Fourier transform-based calibration procedure.

4. Measurement and Discussion


The SAR-ADC-WFC-CDA measurement results indicate the following: The F_{in} is 25 KS/s, which at the f_s is 50 KS/s. The FFT analysis and the number of the waveform sampling points are 65,536. The analog/digital voltage is VDDH (1.5 V)/VDDL (0.9 V). The sampling clock period is 20 μ s, and the duty cycle is 22%. The SAR-ADC-WFC-CDA has four reconfigurable modes (9, 10, 11, and 12 bits), and the corresponding dynamic performance (SNDR) is 50.78, 58.53, 62.42, and 66.51 dB in the 25 KS/s F_{in} . The figure of merit (FoM) of the 12-bit mode of the SAR-ADC-WFC-CDA is 30 fJ for each conversion step and does not calculate the VI + NEG voltage generator. In the linearity analysis, the sine wave F_{in} was 9.17968 KHz, the f_s was 50 KHz, and 65,536 sampling points were used. The integral nonlinearity (INL) is the difference between the ideal code and the actual code and the differential nonlinearity (DNL) is the difference between two adjacent codes. The static performance was determined by the DNL and INL analysis: The DNL was approximately +0.83 LSB/−0.26 LSB, and the INL was +0.88 LSB/−0.61 LSB, as indicated in Figure 21a,b. The SNDR, total harmonic distortion (THD), spurious-free Dynamic Range (SFDR) versus F_{in} for four reconfigurable modes (12/11/10/9 bits) is shown in Figure 21c–f. The SNDR, THD, SFDR, DNL, and INL data were obtained from the Taiwan Semiconductor Research Institute (TSRI). The photo of the measurement is shown in Figure 22.



(a)




(b)




(c)

Figure 21. Cont.




(d)



(e)

Figure 21. Cont.



(f)

Figure 21. (a) The differential linearity of the SAR-ADC with the fine plus course conversion capacitive digital-to-analog converter. (b) Integral linearity of the SAR-ADC with the fine plus course conversion capacitive digital-to-analog converter. (c) SNDR, THD, SFDR versus F_{in} for the 12-bit mode of the SAR-ADC with the fine plus course conversion capacitive digital-to-analog converter. (d) SNDR, THD, SFDR versus F_{in} for the 11-bit mode of the SAR-ADC with the fine plus course conversion capacitive digital-to-analog converter. (e) SNDR, THD, SFDR versus F_{in} for the 10-bit mode of the SAR-ADC with the fine plus course conversion capacitive digital-to-analog converter. (f) SNDR, THD, SFDR versus F_{in} for the 9-bit mode of the SAR-ADC with the fine plus course conversion capacitive digital-to-analog converter.




Figure 22. The photo of the measurement.

Table 1 presents different successive approximation register analog-to-digital converter results, including the SAR-ADC-WFC-CDA. In these papers, the power consumption which is less than 10 μW are [1–3,5], while the SAR-ADC-WFC-CDA and the FoM of the SAR-ADC-WFC-CDA is lower than other papers.

Table 1. Successive approximation register analog-to-digital converter results. F_s , sampling rate; SNDR, signal-to-noise and distortion ratio; FoM, figure of merit.

	[3]	[4]	[5]	[1]	[2]	SAR-ADC-WFC-CDA
Resolution	10 bits	12 bits	12 bits	6.4 bits	6.7 bits	12 bits
Process	0.13 μm	0.18 μm	0.18 μm	0.04 μm	0.04 μm	0.055 μm
Analog, digital	1.0 V, 0.4 V	1.8 V, -	1.8 V, 0.9 V	-, 1.0 V	-, 0.6 V	1 V, 1 V
Layout zone	0.19 mm^2	2.38 mm^2	0.35 mm^2	3000 μm^2	4970 μm^2	0.039 mm^2
F_s	1 KS/s	200 KS/s	50 KS/s	2.8 KS/s	2.2 KS/s	1 MS/s
SNDR	56.54 dB	69.6 dB	68.6 dB	40.4 dB	42.1 dB	59.3 dB
Power	0.05 μW	41.5 μW	9.7 μW	7.3 μW	0.94 μW	108 μW
FoM	94.5	84.6	88.4	30,900	4110	17.8/conversion
	fj/conversion	fj/conversion	fj/conversion	fj/conversion	fj/conversion	17.8/conversion
						50.78/58.53/62.42/66.51 dB
						-/-/-/2.7 μW
						-/-/-/30.5 fj/conversion

The common centroid technique was used for the layout, and extra unit capacitors were added around the CDAC to reduce the process variation effects. The layout zone is $810 \times 430 \mu\text{m}$. Figure 23 presents the floorplan for the SAR-ADC-WFC-CDA.




Figure 23. The successive approximation register analog-to-digital converter with the fine plus course conversion capacitive digital-to-analog converter layout.

5. Conclusions

The SAR-ADC-WFC-CDA has a fine (three most significant bits (MSBs)) plus course conversion (11 least significant bits (LSBs)) capacitive digital-to-analog converter (CDAC) and the corresponding method is the segmented plus non-binary weighted method. The SAR-ADC-WFC-CDA includes the two-stage comparator and the bit control logic to generate data input of the fine (three MSBs) plus course (11 LSBs) conversion switch control logic, an internally generated clock to generate the multi-phase clock, fine (three MSBs) plus course (11 LSBs) conversion switch control logic to switch fine (three MSBs) plus course (11 LSBs) conversion CDAC, the bootstrapped sample-and-hold (S/H) circuit to sample and hold the input signal, a binary (2 bits)-to-thermometer (3 bits) decoder to control four-mode reconfigurable resolution (RR), the meta-detection schematic to reduce the probability of metastability, the error correction schematic to convert the output signals of the fine (three MSBs) plus course (11 LSBs) conversion CDAC to the 12 bits digital outputs.

From the measurement results, the SNDR indicates that the SNDR of the SAR-ADC-WFC-CDA was degraded by 3–5 dB for the reconfiguration solutions. The FoM of the

12-bit mode of the SAR-ADC-WFC-CDA was only 30 fJ for each conversion step and did not achieve the simulation results of 17 fJ for each conversion step. The reason is that SAR-ADC-WFC-CDA is influenced by external power noise, parasitic capacitance in the metal line, and the capacitor mismatch. The solution is to use an ultra-low-noise linear regulator to reduce the power supply noise of the power supply rejection ratio to less than -72 dB. Then, the DFT-based calibration method can be used to calibrate the SAR-ADC-WFC-CDA and to reduce the SNDR performance decline. MATLAB code was used for verification. Moreover, a comparison of the INL and DNL measurement and simulation results indicates that there was a degradation of 0.3–0.5 LSB. Moreover, the power consumptions for four reconfigurable modes (9, 10, 11, and 12 bits) were approximately 2.5, 2.66, 2.45, and 2.7 μ W in the 25 KS/s Fin and can't be reduced to meet different requirements by four reconfigurable modes. The reason for this is that the bottom plate of the CDAC is connected to V_m , is not fully floating, and continues to contribute discharge current when the fine conversion CDAC and course conversion CDAC is not in use.

The SAR-ADC-WFC-CDA has reached the specifications of the nine-axis ultra-low-power (ULP) sensing systems and the power consumptions for four reconfigurable modes are less than 10 μ W. Because the SNDR, THD, and SFDR of the SAR-ADC-WFC-CDA for four reconfigurable modes are slightly worse, the FOM of the SAR-ADC-WFC-CDA can't be further reduced. Then, the schematic of the discrete Fourier transform (DFT)-based calibration is applied to reduce the performance decline and is not included in this paper.

Author Contributions: C.-H.L. conceived the idea, designed and implemented the sensor and readout circuit SAR-ADC. K.-A.W. conceived and supervised the project. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: The study was conducted according to the guidelines of the Declaration of Helsinki, and approved by the Institutional Review Board (or Ethics Committee) of MDPI (ISSN 2079-9268 and 6 January 2021).

Acknowledgments: The authors appreciate the support of UMC and TSRI, Taiwan.

Conflicts of Interest: The authors declare no conflict of interest regarding the publication of this paper.

References

1. Aiello, O.; Crovetto, P.; Alioto, M. Fully Synthesizable Low-Area Analogue-to-Digital Converters with Minimal Design Effort Based on the Dyadic Digital Pulse Modulation. *IEEE Access* **2020**, *8*, 70890–70899. [\[CrossRef\]](#)
2. Shehzad, K.; Verma, D.; Khan, D.; Ain, Q.U.; Basim, M.; Kim, S.J.; Pu, Y.; Hwang, K.C.; Yang, Y.; Lee, K.Y. Design of a Low Power 10-b 8-MS/s Asynchronous SAR ADC with On-Chip Reference Voltage Generator. *Electronics* **2020**, *9*, 872. [\[CrossRef\]](#)
3. Dai, Z.; Svensson, C.; Alvandpour, A. Power Consumption Bounds for SAR ADCs. In Proceedings of the 2011 20th European Conference on Circuit Theory and Design, Linköping, Sweden, 29–31 August 2011; pp. 556–559.
4. Juan, Y.H.; Huang, H.Y.; Lai, S.C.; Juang, W.H.; Lee, S.Y.; Luo, C.H. A Distortion Cancellation Technique with the Recursive DFT Method for Successive Approximation Analog-to-Digital Converters. *IEEE Trans. Circuits Syst. Express Briefs* **2016**, *63*, 146–150. [\[CrossRef\]](#)
5. Lin, H.M.; Lin, C.H.; Wen, K.A. A resolution-reconfigurable and power scalable SAR ADC with partial thermometer coded DAC. *Adv. Sci. Technol. Eng. Syst. J.* **2018**, *3*, 89–96. [\[CrossRef\]](#)
6. Lin, H.M.; Wen, K.A. A Low Power Reconfigurable SAR ADC for CMOS MEMS Sensor. In Proceedings of the SoC Design Conference, Seoul, Korea, 5–8 November 2017; pp. 7–8.
7. McCreary, J.L.; Gray, P.R. All-MOS charge redistribution analog-to-digital conversion techniques. *IEEE J. Solid-State Circuits* **1975**, *10*, 371–379. [\[CrossRef\]](#)
8. Ginsburg, B.P.; Chandrakasan, A.P. An Energy-Efficient Charge Recycling Approach for a SAR Converter with Capacitive DAC. In Proceedings of the IEEE International Symposium on Circuits and Systems, Kobe, Japan, 23–26 May 2005; Volume 1, pp. 184–187.
9. Lyu, Y.F. A Low Power 10-bit 500-KS/s Delta-Modulated Successive Approximation Register Analog-to-Digital Converter for Implantable Medical Devices. Master's Thesis, Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, 2012.
10. Liu, C.C.; Chang, S.J.; Huang, G.Y.; Lin, Y.Z. A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure. *IEEE J. Solid-State Circuits* **2010**, *45*, 731–740. [\[CrossRef\]](#)

11. Tsai, J.H.; Wang, H.H.; Yen, Y.C.; Lai, C.M.; Chen, Y.J.; Huang, P.C.; Chen, H.; Lee, C.C. A 0.003 mm² 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS with digital error correction and correlated-reversed switching. *IEEE J. Solid-State Circuits* **2015**, *50*, 1382–1398. [[CrossRef](#)]
12. Haenzsche, S.; Schüffny, R. Analysis of a Charge Redistribution SAR ADC with Partial Thermometer Coded DAC. In Proceedings of the European Conference on Circuit Theory and Design, Dresden, Germany, 8–12 September 2013; pp. 1–4.
13. Tran, C.Q.; Kawaguchi, H.; Sakurai, T. Low-Power High-Speed Level Shifter Design for Block-Level Dynamic Voltage Scaling Environment. In Proceedings of the 2005 International Conference on Integrated Circuit Design and Technology, Austin, TX, USA, 9–11 May 2005; pp. 229–232.
14. Wang, S.; Dehollain, C. Design of a Rail-to-Rail 460 kS/s 10-bit SAR ADC for Capacitive Sensor Interface. In Proceedings of the IEEE 20th International Conference on Electronics, Circuits, and Systems, Abu Dhabi, UAE, 8–11 December 2013; pp. 453–456.
15. Van Elzakker, M.; van Tuijl, E.; Geraedts, P.; Schinkel, D.; Klumperink, E.A.M.; Nauta, B. A 10-bit Charge-Redistribution ADC Consuming 1.9 μ W at 1 MS/s. *IEEE J. Solid-State Circuits* **2010**, *45*, 1007–1015. [[CrossRef](#)]
16. Yip, M.; Chandrakasan, A.P. A resolution-reconfigurable 5- to -10-bit 0.4- to -1 V power scalable SAR ADC for sensor applications. *IEEE J. Solid-State Circuits* **2013**, *48*, 1453–1464. [[CrossRef](#)]
17. Lee, S.Y.; Liang, M.C.; Hsieh, C.H. FFT-based calibration method for 1.5 bit/stage pipelined ADCs. *Int. J. Circuit Theory Appl.* **2015**, *43*, 455–469. [[CrossRef](#)]