



Article

# Parametric Fault Diagnosis of Very High-Frequency Circuits Containing Distributed Parameter Transmission Lines

Michał Tadeusiewicz \* and Stanisław Hałgas

Department of Electrical, Electronic, Computer and Control Engineering, Lodz University of Technology, 90-924 Łódź, Poland; stanislaw.halgas@p.lodz.pl

\* Correspondence: michal.tadeusiewicz@p.lodz.pl

Abstract: Parametric fault diagnosis of analog very high-frequency circuits consisting of a distributed parameter transmission line (DPTL) terminated at both ends by lumped one-ports is considered in this paper. The one-ports may include linear passive and active components. The DPTL is a uniform two-conductor line immersed in a homogenous medium, specified by the per-unit-length (p-u-l) parameters. The proposed method encompasses all aspects of parametric fault diagnosis: detection of the faulty area, location of the fault inside this area, and estimation of its value. It is assumed that only one fault can occur in the circuit. The diagnostic method is based on a measurement test arranged in the AC state. Different approaches are proposed depending on whether the faulty is DPTL or one of the one-ports. An iterative method is modified to solve various systems of nonlinear equations that arise in the course of the diagnostic process. The diagnostic method can be extended to a broader class of circuits containing several transmission lines. Three numerical examples reveal that the proposed diagnostic method is fast and gives quite accurate findings.

**Keywords:** analog electronic circuits; distribution and lumped parameters; fault diagnosis; parametric faults; transmission line



Citation: Tadeusiewicz, M.; Hałgas, S. Parametric Fault Diagnosis of Very High-Frequency Circuits Containing Distributed Parameter Transmission Lines. *Electronics* **2021**, *10*, 550. https://doi.org/10.3390/electronics10050550

Academic Editor: Maria Cristina Piccirilli

Received: 25 January 2021 Accepted: 21 February 2021 Published: 26 February 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).

#### 1. Introduction


Accurate and fast fault diagnosis of analog circuits, including fault detection, location, and estimation of its value, is an important task in electrical engineering. A huge effort has been made by engineers and researches, over the last few decades, to develop various methods, algorithms, and techniques for testing and diagnosing analog electronic circuits. As a result, many accurate findings have been obtained and reported. Numerous fault diagnosis methods were described in [1–4]. Nevertheless, some issues in this field remain open, and there is a growing need for their solving.

The various types of faults that may occur in electronic circuits can be divided into local and global defects, as well as parametric (soft) and hard (catastrophic) faults. Local defects concern random regional disturbances within a circuit, whereas global defects concern disturbances that effect entire regions. A fault is said to be parametric if the circuit parameter deviates from the tolerance range, but does not produce any topological changes. Hard faults are shorts and opens. The real short is simulated by a low resistor, whereas the real open is simulated by a high resistor. In Integrated Circuits (ICs), they are classified as spot defects. Important questions of the fault diagnosis are testability analysis and test point selection [5–9]. The parametric fault diagnosis problem has attracted a great deal of attention both in linear circuits [10–13] and nonlinear circuits [14–17]. Catastrophic fault diagnosis of bipolar and Complementary Metal Oxide Semiconductor (CMOS) circuits was considered in [18]. Some research studies concentrate on self-testing methods [19]. Numerous works describe artificial intelligence method applications to fault diagnosis [20–22].

Traditionally, the research works dealing with fault diagnosis of analog electronic circuits are limited to lumped devices. However, the distribution systems that process

high-speed signals play an important role in electronic engineering. Some very high-frequency circuits include distributed parameter transmission lines (DPTLs) [23] terminated by lumped passive or active devices. A method for diagnosing short and open faults in the circuits' transmission lines was developed in [24]. However, the problem of parametric fault diagnosis of this class of circuits is a gap that should be filled.

In this paper, we consider linear analog circuits of very high frequency consisting of cascade-connected Blocks A, B, and C, as shown in Figure 1. Block A includes a uniform two-conductor DPTL immersed in a homogenous medium. It has the length d and is specified by the per-unit-length (p-u-l) parameters [23]. Blocks B and C are lumped one-ports, which may contain linear resistors, inductors, capacitors, controlled sources, and independent AC sources. Our goal is to develop a method for parametric fault diagnosis of this class of circuits. The scope of the diagnosis and the main assumptions are as follows.



**Figure 1.** Linear circuit including a distributed parameter transmission line (DPTL) terminated by lumped one-ports.

Assume that only one block, A, B, or C, can be faulty. A parametric fault of the DPTL in Block A, considered in this paper, can be caused by, e.g., the change of geometric dimensions (e.g., the distance between the conductors and their radii), a change of a relative dielectric constant, or a change of electrical resistivity. Thus, the defect occurs along the entire line and has a global nature. It influences the p-u-l parameters of the line. The deviations of these parameters from the nominal values evaluate the fault, and all of them should be determined in the course of the diagnostic process. In Block B or C, only one element may be faulty. Diagnosis of these blocks includes the location of the faulty element and the estimation of its value.

This paper is organized as follows. The basic methodology of the proposed approach is described in Section 2. Section 3 presents an iterative method utilized by the diagnostic method. Three examples and a discussion of the obtained results are demonstrated in Section 4. Section 5 concludes the paper.

### 2. Parametric Fault Diagnosis Method

To diagnose a circuit belonging to the class defined in Section 1, a measurement test is arranged in the AC state. The phasors V(0) and V(d) of the input and output voltages of the DPTL are measured at one frequency while running the test.

### 2.1. Detection of the Faulty Block

The preliminary step of fault diagnosis is to detect the faulty block or to state that the circuit is fault-free. For this purpose, each of the blocks with nominal parameters is considered separately. In the cases of Blocks B and C, the currents  $I_B$  and  $I_C$  are determined by the analysis of the blocks driven by the voltage sources V(0) and V(d), respectively. The obtained phasors of these currents are denoted by  $\tilde{I}_B$  and  $\tilde{I}_C$ . Since V(0) and V(d) have been measured in the real circuit, which can be faulty,  $\tilde{I}_B$  or  $\tilde{I}_C$  is the actual current in the circuit if the corresponding Block B or C is fault-free. Next, we consider Block A including

the DPTL driven at the left end by V(0) and at the right end by V(d). The line is described by the system of equations:

$$V(0) - (\cosh \gamma d) V(d) - Z_{C}(\sinh \gamma d) I(d) = 0$$

$$I(0) - \frac{1}{Z_{C}}(\sinh \gamma d) V(d) - (\cosh \gamma d) I(d) = 0$$
(1)

where  $\gamma = \sqrt{(r+j\omega l)\,(g+j\omega c)}$ , with Re  $\gamma \geq 0$ , Im  $\gamma > 0$ , is the propagation constant,  $Z_C = \sqrt{\frac{r+j\omega l}{g+j\omega c}}$ , with Re  $Z_C \geq 0$ , is the characteristic impedance, and the p-u-l parameters, r, l, g, c have nominal values. We solve (1) for I(0) and I(d) and denote the solutions by  $\tilde{I}(0)$  and  $\tilde{I}(d)$ . They are the actual currents in the circuit if the DPTL is fault-free.

The fault detection and identification of the faulty block is based on Table 1, where I(0), I(d),  $I_B$ , and  $I_C$  denote the actual currents in the circuit. The table is created on the assumption, made in Section 1, that only one block, A, B, or C, can be faulty.

Faulty Block	Fault-Free Blocks	Equalities of the Actual and Calculated Currents	Inequalities of the Actual and Calculated Currents	Relationships between the Calculated Currents
no	A, B, C	$I(0) = \tilde{I}(0), I(d) = \tilde{I}(d)$ $I_{B} = \tilde{I}_{B}, I_{C} = \tilde{I}_{C}$	no	$ ilde{I}_B = - ilde{I}(0) \  ilde{I}_C =  ilde{I}(d)$
A	В, С	$I_{\rm B}=\tilde{I}_{\rm B},I_{\rm C}=\tilde{I}_{\rm C}$	$I(0) \neq \tilde{I}(0)$ $I(d) \neq \tilde{I}(d)$	$ ilde{I}_B  eq -  ilde{I}(0) \  ilde{I}_C  eq  ilde{I}(d)$
В	A, C	$I(0) = \tilde{I}(0), I(d) = \tilde{I}(d)$ $I_{C} = \tilde{I}_{C}$	$I_{ m B} eq  ilde{I}_{ m B}$	$ ilde{I}_B  eq - ilde{I}(0) \  ilde{I}_C =  ilde{I}(d)$
С	А, В	$I(0) = \tilde{I}(0), I(d) = \tilde{I}(d)$ $I_{\mathrm{B}} = \tilde{I}_{\mathrm{B}}$	$I_{\rm C} \neq \tilde{I}_{\rm C}$	$ ilde{I}_B = - ilde{I}(0) \  ilde{I}_C  eq  ilde{I}(d)$

Table 1. Results leading to a set of rules for detecting a faulty block.

The results presented in Table 1 can be summarized as follows.

If  $\tilde{I}_B = -\tilde{I}(0)$ ,  $\tilde{I}_C = \tilde{I}(d)$ , then the circuit is fault-free.

If  $\tilde{I}_B \neq -\tilde{I}(0)$ ,  $\tilde{I}_C \neq \tilde{I}(d)$ , then Block A is faulty.

If  $\tilde{I}_B \neq -\tilde{I}(0)$ ,  $\tilde{I}_C = \tilde{I}(d)$ , then Block B is faulty.

If  $\tilde{I}_B = -\tilde{I}(0)$ ,  $\tilde{I}_C \neq \tilde{I}(d)$ , then Block C is faulty.

## 2.2. Diagnosis of the Faulty Block A

If Block A has been detected as faulty ( $\tilde{I}_B \neq -\tilde{I}(0)$ ,  $\tilde{I}_C \neq \tilde{I}(d)$ ), we find its actual p-u-l parameters using the two-step procedure.

## 2.2.1. Step 1

Let us substitute  $I(0) = -\tilde{I}_B$ ,  $I(d) = \tilde{I}_C$  and the measurement voltages V(0), V(d) in (1) and express  $\gamma$  and  $Z_C$  in the rectangular form:  $\gamma = \alpha + j\beta$ ,  $Z_C = R_C + jX_C$ . As a result, we obtain a system of two nonlinear complex equations in four real unknown variables:  $\alpha$ ,  $\beta$ ,  $R_C$ ,  $X_C$ . This system has the form  $\mathbf{g}(\mathbf{x}) = \mathbf{0}$ , where  $\mathbf{x} = [\alpha \beta R_C X_C]^T$ ,  $\mathbf{g}(\mathbf{x}) = [g_1(\mathbf{x}) \ g_2(\mathbf{x})]^T$ , and T denotes transposition. It is solved using the iterative method described in Section 3, where two iteration Formulas (8) and (9) are presented. In the discussed case, each of them consists of four individual real linear equations in four unknown real variables. If (8) generates the sequence that is not convergent, the modified iteration Formula (9) is applied.

Electronics **2021**, *10*, 550 4 of 14

## 2.2.2. Step 2

Having  $\alpha$ ,  $\beta$ ,  $R_C$ , and  $X_C$ , the p-u-l parameters of the DPTL are determined as follows. On the basis of equations  $\gamma = \alpha + j\beta$  and  $\gamma = \sqrt{(r + j\omega l)(g + j\omega c)}$ , we write:

$$\gamma^{2} = \alpha^{2} - \beta^{2} + j2\alpha\beta$$

$$\gamma^{2} = (rg - \omega^{2}lc) + j(\omega lg + \omega rc).$$
(2)

Hence, we arrive at two real equations with four real variables r, l, g, and c:

$$rg - \omega^2 lc - \alpha^2 + \beta^2 = 0$$
  

$$\omega lg + \omega rc - 2\alpha\beta = 0.$$
(3)

Similarly, using  $Z_C = R_C + jX_C$  and  $Z_C = \sqrt{\frac{r+j\omega l}{g+j\omega c}}$  gives the equality:

$$R_{\rm C}^2 - X_{\rm C}^2 + j2R_{\rm C}X_{\rm C} = \frac{r + j\omega l}{g + j\omega c}$$

$$\tag{4}$$

leading to two other real equations in four real variables *r*, *l*, *g*, and *c*:

$$r - (R_{C}^{2} - X_{C}^{2})g + 2\omega c R_{C} X_{C} = 0$$
  

$$\omega l - \omega c (R_{C}^{2} - X_{C}^{2}) - 2g R_{C} X_{C} = 0.$$
(5)

In the systems of Equations (3) and (5), the unknown variables are the p-u-l parameters, r, l, g, and c. Since they have orders that differ significantly one from the other, we scale them using the factors  $s_1=1$ ,  $s_2=10^{-4}$ ,  $s_3=10^{-7}$ , and  $s_4=10^{-11}$ . Combining (3) and (5) and substituting  $r=s_1x_1$ ,  $g=s_2x_2$ ,  $l=s_3x_3$ , and  $c=s_4x_4$  yield:

$$s_{1}s_{2}x_{1}x_{2} - \omega^{2}s_{3}s_{4}x_{3}x_{4} - \alpha^{2} + \beta^{2} = 0$$

$$\omega s_{2}s_{3}x_{2}x_{3} + \omega s_{1}s_{4}x_{1}x_{4} - 2\alpha\beta = 0$$

$$s_{1}x_{1} - (R_{C}^{2} - X_{C}^{2})s_{2}x_{2} + 2\omega R_{C}X_{C}s_{4}x_{4} = 0$$

$$\omega s_{3}x_{3} + \omega (R_{C}^{2} - X_{C}^{2})s_{4}x_{4} - 2R_{C}X_{C}s_{2}x_{2} = 0.$$
(6)

Let us denote (6) by  $\mathbf{g}(\mathbf{x}) = \mathbf{0}$ , where  $\mathbf{g}(\mathbf{x}) = [g_1(\mathbf{x}) \dots g_4(\mathbf{x})]^T$ ,  $\mathbf{x} = [x_1 \dots x_4]^T$  and solve it using the iterative method described in Section 3. Since  $\mathbf{g}(\mathbf{x})$  is a real function,  $\mathbf{D}(\mathbf{x})$  is a real  $4 \times 4$  matrix and  $\mathbf{B}(\mathbf{x}^{(k)}) = \mathbf{D}(\mathbf{x}^{(k)})$ . We apply the iteration formula (8), which in this case represents a system of four real linear equations in four unknown real variables. If the generated sequence does not converge, the modified iteration formula (9) is used.

## 2.3. Diagnosis of the Faulty Block B

If the preliminary step of the diagnosis states that Block B is faulty ( $\tilde{I}_B \neq -\tilde{I}(0)$ ,  $\tilde{I}_C = \tilde{I}(d)$ ), then, according to the assumption made in Section 1, one of the elements of this block is faulty. We wish to locate this element and estimate its value. For this purpose, we consider Block B driven by the current source  $I = -\tilde{I}(0)$ , as shown in Figure 2.

Since the input voltage V is equal to the measured voltage V(0), both I and V are given. Let us describe the circuit depicted in Figure 2 using the node method, leading to a system of N complex equations. Because V is one of the node voltages, the number of unknown variables is N-1. We present them in rectangular form obtaining 2N-2 real variables. Let us increase the number of variables to 2N-1 by adding one of the circuit parameters considered as potentially faulty. As a result, we obtain a system of N complex equations in 2N-1 real variables, which can be presented in the compact form  $\mathbf{g}(\mathbf{x})=\mathbf{0}$ . To solve them, we apply the method described in Section 3 where n=N, m=2N-1 and  $\mathbf{B}\left(\mathbf{x}^{(k)}\right)$  is a  $2N\times(2N-1)$  matrix. The iteration Formula (8) consists of 2N-1 real equations in 2N-1 real unknown variables. They include 2N-2 real and imaginary parts

Electronics **2021**, 10, 550 5 of 14

of the node voltage phasors and one unknown parameter, whereas the other parameters have nominal values. If the method based on the iteration Formula (8) does not converge, the modified Formula (9) is used. We repeat this approach for each of the parameters in Block B considered as potentially faulty. Every time, the solution includes one unknown parameter and 2N-2 redundant real variables. When the chosen parameter is faulty, we obtain the correct result. Otherwise, the method can give non-realistic solutions or not be convergent. Sometimes, the method may find a virtual solution.




Figure 2. Circuit used for fault diagnosis of Block B.

Note 1. If Block B contains elements not acceptable by the node method, the modified node method is applied.

Note 2. Diagnosis of Block C is carried out analogously.

## 3. Solving a System of Nonlinear Algebraic Equations

## 3.1. Standard Method

Let us consider a system of n nonlinear complex equations in m unknown real variables presented in a compact form:

$$g(x) = 0 \tag{7}$$

where  $\mathbf{x} = [x_1 \cdots x_m]^T$ ,  $\mathbf{g}(\mathbf{x}) = [g_1(\mathbf{x}) \cdots g_n(\mathbf{x})]^T$ ,  $2n \ge m$ . To solve this equation, the iterative method developed in [24] can be used. This iteration formula:

$$\mathbf{B}^{\mathrm{T}}(\mathbf{x}^{(k)})\mathbf{B}(\mathbf{x}^{(k)})(\mathbf{x}^{(k+1)} - \mathbf{x}^{(k)}) = \mathbf{b}(\mathbf{x}^{(k)})$$
(8)

represents a system of m real individual linear equations in m real unknowns  $x_1^{(k+1)}, \ldots, x_m^{(k+1)}$  at  $k = 0, 1, 2, \ldots$ , where k is the index of iteration:

$$\mathbf{B}(\mathbf{x}^{(k)}) = \begin{bmatrix} \operatorname{Re} \mathbf{D}(\mathbf{x}^{(k)}) \\ \operatorname{Im} \mathbf{D}(\mathbf{x}^{(k)}) \end{bmatrix},$$

$$\mathbf{b}\left(\mathbf{x}^{(k)}\right) = -\mathbf{B}^{\mathrm{T}}\left(\mathbf{x}^{(k)}\right) \begin{bmatrix} \operatorname{Re} \mathbf{g}\left(\mathbf{x}^{(k)}\right) \\ \operatorname{Im} \mathbf{g}\left(\mathbf{x}^{(k)}\right) \end{bmatrix}$$

where:

$$\mathbf{D}\left(\mathbf{x}^{(k)}\right) = \begin{bmatrix} \frac{\partial g_1}{\partial x_1} \left(\mathbf{x}^{(k)}\right) & \cdots & \frac{\partial g_1}{\partial x_m} \left(\mathbf{x}^{(k)}\right) \\ \cdots & \cdots & \cdots \\ \frac{\partial g_n}{\partial x_1} \left(\mathbf{x}^{(k)}\right) & \cdots & \frac{\partial g_n}{\partial x_m} \left(\mathbf{x}^{(k)}\right) \end{bmatrix}.$$

Matrix  $\mathbf{B}(\mathbf{x}^{(k)})$  has order  $2n \times m$ ; matrix  $\mathbf{D}(\mathbf{x}^{(k)})$  has order  $n \times m$ ; and  $\mathbf{b}(\mathbf{x}^{(k)})$  is an  $m \times 1$  vector. As a consequence,  $\mathbf{B}^{\mathrm{T}}(\mathbf{x}^{(k)})\mathbf{B}(\mathbf{x}^{(k)})$  is a real square matrix of order  $m \times m$ . If

Electronics **2021**, 10, 550 6 of 14

the iteration process specified by (8) converges, it is terminated when  $\max_{1 \leq i \leq m} \frac{\left|x_i^{(k+1)} - x_i^{(k)}\right|}{\left|x_i^{(k)}\right|} < \varepsilon_x$  and  $\max_{1 \leq i \leq n} \left|g_i\left(\mathbf{x}^{(k+1)}\right)\right| < \varepsilon_f$ , where  $\varepsilon_x$  and  $\varepsilon_f$  are convergence tolerances, and  $\mathbf{x}^{(k+1)}$  is considered as an approximate solution. If the method does not meet the convergence tolerances in a preset maximum number of iterations  $M_{it}$ , it fails.

## 3.2. Modified Method

The difficulty of solving (7) arises if the standard method does not converge. In such a case, we modify it as described in the sequel.

The  $m \times m$  matrix  $\mathbf{B}^{\mathrm{T}}\left(\mathbf{x}^{(k)}\right)\mathbf{B}\left(\mathbf{x}^{(k)}\right)$  is symmetrical for each  $k=0,1,\ldots$ , because  $\left[\mathbf{B}^{\mathrm{T}}\left(\mathbf{x}^{(k)}\right)\mathbf{B}\left(\mathbf{x}^{(k)}\right)\right]^{\mathrm{T}}=\mathbf{B}^{\mathrm{T}}\left(\mathbf{x}^{(k)}\right)\mathbf{B}\left(\mathbf{x}^{(k)}\right)$  and positive semidefinite because for any real  $m \times 1$  vector  $\mathbf{y}$ :  $\mathbf{y}^{\mathrm{T}}\left[\mathbf{B}^{\mathrm{T}}\left(\mathbf{x}^{(k)}\right)\mathbf{B}\left(\mathbf{x}^{(k)}\right)\right]\mathbf{y}=\left[\mathbf{B}\left(\mathbf{x}^{(k)}\right)\mathbf{y}\right]^{\mathrm{T}}\mathbf{B}\left(\mathbf{x}^{(k)}\right)\mathbf{y}\geq 0$ . Thus, its determinant is greater than or equal to zero. When  $\det\left[\mathbf{B}^{\mathrm{T}}\left(\mathbf{x}^{(k)}\right)\mathbf{B}\left(\mathbf{x}^{(k)}\right)\right]=0$ , the iterative method fails. Even if the determinant is close to zero, the method may not converge. To get rid of this drawback, we propose a new iteration formula as follows:

$$\left[\mathbf{B}^{\mathrm{T}}\left(\mathbf{x}^{(k)}\right)\mathbf{B}\left(\mathbf{x}^{(k)}\right) + \xi e^{-\mu k}\mathbf{1}\right]\left(\mathbf{x}^{(k+1)} - \mathbf{x}^{(k)}\right) = \mathbf{b}\left(\mathbf{x}^{(k)}\right)$$
(9)

where  $\xi$  and  $\mu$  are positive constants selected based on numerical experiments. Since  $\xi e^{-\mu k} \mathbf{1}$  is a diagonal matrix with identical positive elements  $\xi e^{-\mu k}$  on the main diagonal, the matrix  $\left[\mathbf{B}^{\mathrm{T}}\left(\mathbf{x}^{(k)}\right)\mathbf{B}\left(\mathbf{x}^{(k)}\right) + \xi e^{-\mu k}\mathbf{1}\right]$  is positive definite for all  $k=1,2,\ldots$ , because for any real  $m \times 1$  vector  $\mathbf{y} \neq \mathbf{0}$ :

$$\mathbf{y}^{\mathrm{T}}\Big[\mathbf{B}^{\mathrm{T}}\Big(\mathbf{x}^{(k)}\Big)\mathbf{B}\Big(\mathbf{x}^{(k)}\Big) + \boldsymbol{\xi}\,\mathrm{e}^{-\mu\,k}\mathbf{1}\Big]\mathbf{y} = \Big[\mathbf{B}\Big(\mathbf{x}^{(k)}\Big)\mathbf{y}\Big]^{\mathrm{T}}\mathbf{B}\Big(\mathbf{x}^{(k)}\Big)\mathbf{y} + \boldsymbol{\xi}\,\mathrm{e}^{-\mu\,k}\mathbf{y}^{\mathrm{T}}\mathbf{y} > 0.$$

Then, its determinant is greater than zero, and Equation (9) can be uniquely solved at any iteration. As k increases, the diagonal elements of the matrix  $\xi e^{-\mu k} \mathbf{1}$  decrease and tend to zero for large values of k. As a consequence, Equation (9) approaches Equation (8).

#### 4. Illustrative Examples

The diagnostic method proposed in Sections 2 and 3 was implemented in the MATLAB environment, and the calculations were performed on a PC with an Intel Core i7-6700 processor. To show the efficiency of the method, three numerical examples are presented. Whenever the iterative method described in Section 3 is employed, the nominal values of the fault-free variables are chosen to form the initial guess.


#### 4.1. Example 1

Figure 3 shows a basic wideband impedance-matched line driver, configured to drive a coaxial cable RG59 and 75 load. It includes the current-feedback operational amplifier, two-conductor DPTL, and lumped elements. The model OPA 695 used in the simulations is depicted in Figure 4. For this model, very good compatibility of the frequency responses in the frequency range 100 Hz–200 MHz and the time responses was achieved compared to the full model available in the IsSPICE software.

The nominal values of the lumped elements existing in the circuit and in the OPA 695 model are indicated in Figures 3 and 4, whereas the nominal p-u-l parameters of the DPTL are as follows:  $r=1.6442~\Omega/m$ ,  $g=2.0050\times10^{-4}~\mathrm{S/m}$ ,  $l=3.6978\times10^{-7}~\mathrm{H/m}$ ,  $c=6.7608\times10^{-11}~\mathrm{F/m}$ , and the length d of the line is 1 m. The amplitude of the voltage source E is 2 V, and the phase is 0°,  $f=100~\mathrm{MHz}$ . The accuracy of the measurements of the voltage amplitudes is 0.1 mV and of the phase 0.01°. The convergence tolerances and constants are:  $\varepsilon_x=1\times10^{-6}$ ,  $\varepsilon_f=1\times10^{-5}$ ,  $M_{\mathrm{it}}=100$ ,  $\xi=10^{-5}$ ,  $\mu=1$ .

Electronics **2021**, 10, 550 7 of 14

In the circuit of Figure 3, we diagnosed 5 faults of Block A, 17 faults of Block B, and 3 faults of Block C. In all these cases, the procedure for detecting the faulty block, described in Section 2.1, gave the correct outcomes.



**Figure 3.** Circuit containing a wideband impedance-matched line driver and a DPTL terminated by a resistor.




Figure 4. Model OPA 695.

The findings of the diagnoses of five faults of Block A are placed in Table 2. Every time, all the p-u-l parameters of the line are calculated. The relative error:

$$\varepsilon_{\rm r} = \frac{\left| x^{\rm actual} - x^{\rm calculated} \right|}{x^{\rm actual}} 100\% \tag{10}$$

of the 20 parameter values presented in this table is as follows. In 15 cases (75%),  $\varepsilon_{\rm r} < 1\%$ ; in three cases (15%),  $1\% < \varepsilon_{\rm r} < 3\%$ ; in two cases, (10%),  $10\% < \varepsilon_{\rm r} < 18\%$ . To obtain the results summarized in Table 2, the iterative method, based on the iteration Formula (8), was used. The number of iterations for finding  $\alpha$ ,  $\beta$ ,  $R_{\rm C}$ , and  $X_{\rm C}$  (Step 1) ranges from six to 22 and for finding the p-u-l parameters (Step 2) is four in all the cases.

Tables 3–6 present 17 cases of the faults of Block B caused by 5 faults of the resistor RB1 (Table 3), 4 faults of the resistor RB2 (Table 4), 4 faults of the resistor RB3 (Table 5), and 4 faults of the capacitor CB1 (Table 6).

The outcomes summarized in Table 3 are quite accurate;  $\varepsilon_r$  does not exceed 0.7%. To diagnose Faults 1 and 2, the proposed iteration Formula (9) was used because the sequences generated by the iteration Formula (8) were not convergent. In the case of Fault 4, the method finds correctly the faulty resistor RB1 = 89.7956  $\Omega$ , inserted in the table, and a virtual fault RB3 = 421.7773  $\Omega$ . The number of iterations needed to determine each parameter value presented in the table varies from five to 13, and the CPU time does not exceed 0.33 s.

	r(Ω/m)	$l(H/m) \times 10^7$	$g(S/m) \times 10^4$	$c(F/m) \times 10^{11}$
Nominal values	1.6442	3.6978	2.0050	6.7608
1. Actual values	1.2609	3.3834	2.1914	9.3596
Values given by the method	1.2666	3.3826	2.1778	9.3618
2. Actual values	2.1091	4.2640	1.7388	6.6447
Values given by the method	2.0922	4.2627	1.7736	6.6468
3. Actual values	1.5199	3.5146	2.1095	7.4292
Values given by the method	1.3391	3.5165	2.4826	7.4252
4. Actual values	1.3485	3.2786	2.2614	8.4725
Values given by the method	1.3578	3.2787	2.2524	8.4721
5. Actual values	1.4035	3.3834	2.1914	9.3596
Values given by the method	1.4251	3.3833	2.1303	9.3601

Table 2. Results of the diagnosis of faulty Block A including the DPTL.

**Table 3.** Results of the diagnosis of faulty Block B for different values of the defective resistor RB1 whose nominal value is 75  $\Omega$ .

Number of the Fault	1	2	3	4	5
Actual value of RB1 in $\Omega$	1	15	55	90	250
Value of RB1 in $\Omega$ given by the method	1.0057	14.9997	54.9346	89.7956	248.3287

The findings inserted in Table 4 are very accurate;  $\varepsilon_r$  is smaller than 0.18%. The number of iterations ranges from five to eight, and the CPU time does not exceed 0.32 s.

**Table 4.** Results of the diagnosis of faulty Block B for different values of the defective resistor RB2 whose nominal value is 511  $\Omega$ .

Number of the Fault	1	2	3	4
Actual value of RB2 in $\Omega$	300	450	670	1500
Value of RB2 in $\Omega$ given by the method	300.1964	450.8073	669.5704	1499.6

The relative error  $\varepsilon_r$  of the resistor values posted in Table 5 is less than 0.7%; the number of iterations varies from five to six; and the CPU time does not exceed 0.36 s. In the cases of Faults 2 and 3 placed in this table, the method gives the correct faulty resistors and virtual ones. The virtual fault is RB1 = 93.8013  $\Omega$  in Case 2 and RB1 = 60.6634  $\Omega$  in Case 3. However, if the accuracy of the measurement in the diagnostic test course is increased (0.01 mV for the amplitude and 0.001° for the phase), the method provides only the correct findings. Unfortunately, it is difficult to ensure such high accuracy in real conditions.

**Table 5.** Results of the diagnosis of faulty Block B for different values of the defective resistor RB3 whose nominal value is  $511 \Omega$ .

Number of the Fault	1	2	3	4
Actual value of RB3 in $\Omega$	250	400	620	1000
Value of RB3 in $\Omega$ given by the method	251.5692	400.1235	618.0379	1000.9

The relative error  $\varepsilon_r$  of the outcomes placed in Table 6 is less than 2.8%; the number of iterations ranges from 4–6; and the CPU time does not exceed 0.063 s.

Electronics **2021**, 10, 550 9 of 14

Table 6. Results of the diagnosis of faulty Block B for different values of the defective capacitor CB1
whose nominal value is 5 pF.

Number of the Fault	1	2	3	4	
Actual value of CB1 in pF	1	4	6	50	
Value of CB1 in pF given by the method	1.0227	4.0245	6.0290	49.9900	


Table 7 contains the results of the diagnosis of the faulty Block C. They were obtained performing 4–5 iterations and are burdened with very small relative error,  $\varepsilon_{\rm r} < 0.2\%$ . The CPU time does not exceed 0.095 s.

**Table 7.** Results of the diagnosis of faulty Block C for different values of the defective resistor RC1 whose nominal value is 75  $\Omega$ .

Number of the Fault	1	2	3
Actual value of RC1 in $\Omega$	55	85	100
Value of RC1 in $\Omega$ given by the method	54.9579	85.0143	99.7647

## 4.2. *Example 2*

Let us consider the circuit, including the 150 MHz elliptical low-pass filter and the DPTL terminated by a resistor, shown in Figure 5. The nominal values of the lumped elements are indicated in the figure, whereas the nominal p-u-l parameters of the DPTL are as follows:  $r=1.3054~\Omega/m$ ,  $g=2.8681\times10^{-4}~\mathrm{S/m}$ ,  $l=2.5851\times10^{-7}~\mathrm{H/m}$ ,  $c=9.6710\times10^{-11}~\mathrm{F/m}$ , and the length d of the line is 0.7 m. The amplitude of the voltage source E is 5 V, and the phase is 0°,  $f=100~\mathrm{MHz}$ . The accuracy of the measurements of the voltage amplitudes is 0.1 mV and of the phase 0.01°. The convergence tolerances and constants are:  $\varepsilon_x=1\times10^{-6}$ ,  $\varepsilon_f=1\times10^{-5}$ ,  $M_{\mathrm{it}}=100$ ,  $\xi=10^{-5}$ , and  $\mu=1$ .



**Figure 5.** Circuit including the 150 MHz elliptical low-pass filter and the DPTL terminated by a resistor.

We performed 39 diagnoses including 4 faults of Block A, 30 faults of Block B, and 5 faults of Block C. In all cases, the procedure for detecting the faulty block, described in Section 2.1, gave the correct results.

The outcomes of the diagnoses of four faults of Block A are summarized in Table 8. In 11 cases (68.7%), the relative error  $\varepsilon_{\rm r}$  of the results provided by the method was less than 1%; in the remaining five cases (31.3%) it is greater than 1%, but smaller than 2.2%. The number of iterations for finding  $\alpha$ ,  $\beta$ ,  $R_{\rm C}$ , and  $X_{\rm C}$  (Step 1) ranges from five to six and for finding the p-u-l parameters (Step 2) from four to five.

	r(Ω/m)	$l(H/m) \times 10^7$	$g(S/m) \times 10^4$	$c(F/m) \times 10^{11}$
Nominal values	1.3054	2.5851	2.8681	9.6710
1. Actual values	1.2649	3.0252	2.4508	9.7331
Values given by the method	1.2518	3.0251	2.5047	9.7338
2. Actual values	1.2612	2.9270	2.5331	8.5413
Values given by the method	1.2698	2.9273	2.5043	8.5409
3. Actual values	1.2975	1.9332	3.8354	18.680
Values given by the method	1.3036	1.9329	3.7608	18.684
4. Actual values Values given by the method	1.0686 1.0751	1.9524 1.9525	3.7975 3.7483	16.220 16.218

Table 8. Results of the diagnosis of faulty Block A including the DPTL.

In Block B, all the elements can be diagnosed except CB1 and CB2, because the sensitivities of the voltage of this block with respect to these elements are very small. Consequently, for realistic measurement accuracy, variations of these elements have a very small influence on the voltage. All the other elements of this block, RB1, CB3, CB4, CB5, LB1, and LB2, were diagnosed. Tables 9–14 present 30 cases of the faults including five faults of the resistor RB1 and five faults of each of the capacitors CB3, CB4, and CB5 and the inductors LB1 and LB2.

The outcomes placed in Table 9 are very accurate, and  $\varepsilon_{\rm r} < 0.01\%$ . The number of iterations ranges from four to six, and the CPU time of each of the diagnoses does not exceed 0.1 s. To diagnose Fault 1, the proposed iteration Formula (9) was used because the sequence generated by the iteration Formula (8) was not convergent.

**Table 9.** Results of the diagnosis of faulty Block B for different values of the defective resistor RB1 whose nominal value is  $50 \Omega$ .

Number of the Fault	1	2	3	4	5
Actual value of RB1 in $\Omega$	10	30	65	75	150
Value of RB1 in $\Omega$ given by the method	10.0005	29.9986	64.9948	75.0044	150.0111

The findings presented in Tables 10 and 11 are very accurate ( $\varepsilon_{\rm r} < 0.08\%$ ); the number of iterations varies from four to five, and CPU time does not exceed 0.21 s.

**Table 10.** Results of the diagnosis of faulty Block B for different values of the defective capacitor CB3 whose nominal value is 9 pF.

Number of the Fault	1	2	3	4	5
Actual value of CB3 in pF	1	5	11.7	15	50
Value of CB3 in pF given by the method	1.0002	5.0024	11.701	14.997	50.001

**Table 11.** Results of the diagnosis of faulty Block B for different values of the defective capacitor CB4 whose nominal value is 12.9 pF.

Number of the Fault	1	2	3	4	5
Actual value of CB4 in pF	3.9	8	9	18	50
Value of CB4 in pF given by the method	3.8969	7.9999	8.9992	18.001	49.998

The maximum relative error of the results included in Table 12 is  $\varepsilon_r <$  0.33%, and the number of iterations in all the cases is two. The CPU time is 0.16 s.

**Table 12.** Results of the diagnosis of faulty Block B for different values of the defective capacitor CB5 whose nominal value is 18 pF.

Number of the Fault	1	2	3	4	5
Actual value of CB5 in pF	1	10	12.6	22	50
Value of CB5 in pF given by the method	0.9967	10.002	12.602	22.002	49.999

The outcomes summarized in Tables 13 and 14 are very accurate;  $\varepsilon_r < 0.04\%$ . The number of iterations ranges from four to 14. The CPU time is 0.16 s.

**Table 13.** Results of the diagnosis of faulty Block B for different values of the defective inductor LB1 whose nominal value is 10 nH.

Number of the Fault	1	2	3	4	5
Actual value of LB1 in nH	5	7	15	25	50
Value of LB1 in nH given by the method	Fail	7.002	14.996	24.996	50.003

**Table 14.** Results of the diagnosis of faulty Block B for different values of the defective inductor LB2 whose nominal value is 37.5 nH.

Number of the Fault	1	2	3	4	5
Actual value of LB2 in nH	5	26.3	32	47	80
Value of LB2 in nH given by the method	5.002	26.294	32.001	47.003	79.999

The relative error  $\varepsilon_r$  of the resistor values inserted in Table 15 is less than 0.02%. The number of iterations varies from five to nine. The CPU time is 0.19 s. To diagnose Fault 1, the proposed iteration formula (9) was used because the sequence generated by the iteration formula (8) was not convergent.

**Table 15.** Results of the diagnosis of faulty Block C for different values of the defective resistor RC1 whose nominal value is 50  $\Omega$ .

Number of the Fault	1	2	3	4	5
Actual value of RC1 in $\Omega$	5	35	65	75	100
Value of RC1 in $\Omega$ given by the method	5.0006	34.999	64.995	74.989	99.999

### 4.3. Example 3

Figure 6 shows the circuit including three DPTLs, A1, A2, and A3, having the pull parameters:  $r = 1.6442 \ \Omega/m$ ,  $g = 2.0050 \times 10^{-4} \ S/m$ ,  $l = 3.6978 \times 10^{-7} \ H/m$ ,  $c = 6.7608 \times 10^{-11} \ F/m$ . The lengths of the lines are  $d_1 = 0.7 \ m$ ,  $d_2 = 0.5 \ m$ , and  $d_3 = 0.4 \ m$ . The nominal values of the lumped elements are indicated in the figure; the amplitude of the voltage source  $E_1$  equals 5 V; and the phase is  $0^{\circ}$ . The other parameters are as in Example 2.

The circuit of Figure 6 has a more complex structure than that shown in Figure 1. It consists of three blocks, A1, A2, and A3, containing DPTLs and four blocks, B, C, D, and K, including lumped elements. Similarly, as in Section 1, we assume that only one block can be faulty and only one element of the lumped block can be defective. In the blocks containing DPTLs, all the p-u-l parameters may deviate from nominal values due to a fault, and all of them must be diagnosed. The diagnostic test of the circuit requires the input and output voltages of each DPTL. The fault detection rule presented in Section 2.1 for three-block circuits can be directly extended to the circuit of Figure 6. In particular, the three-port Block K is faulty if  $\tilde{I}_K^{(1)} \neq \tilde{I}^{(1)}(d_1)$ ,  $\tilde{I}_K^{(2)} \neq \tilde{I}^{(2)}(0)$ , and  $\tilde{I}_K^{(3)} \neq \tilde{I}^{(3)}(0)$ .




Figure 6. Circuit including three distributed parameter transmission lines.

In the circuit of Figure 6, we diagnosed three faults of each of Blocks A1, A2, A3, B, C, and D and nine faults of Block K. In all these cases, the procedure for detecting a faulty block gave correct outcomes.

The findings of the diagnoses of six faults of Blocks A1, A2, and A3 (24 parameters) are placed in Table 16. In 18 cases (75%),  $\varepsilon_{\rm r}<$  1%, and in six cases (25%), 1%  $<\varepsilon_{\rm r}<$  4%. The number of iterations in Step 1 ranges from 4–7 and in Step 2 from 4–5.

Tables 17 and 18 present the results of the diagnoses of two faults in each of Blocks B, C, and D and six faults in Block K. To diagnose Block K, which is a three-port circuit, an obvious modification of the procedure described in Section 2.3 is needed. The results are very accurate; the number of iterations ranges from 5–15; and the CPU time does not exceed 0.4 s. In three cases, corresponding to RB1 = 30  $\Omega$ , RK1 = 10  $\Omega$ , and RK3 = 2  $\Omega$ , the iteration formula (9) was used because the iteration sequences generated by formula (8) were not convergent.

	<b>Table 16.</b> Results of the	diagnosis of fault	v Blocks A1, A2	, and A3 including DPTLs.
--	---------------------------------	--------------------	-----------------	---------------------------

		$r(\Omega/\mathrm{m})$	$l(H/m) \times 10^7$	$g(S/m) \times 10^4$	$c(F/m) \times 10^{11}$
	Nominal values	1.6442	3.6978	2.0050	6.7608
	1. Actual values	1.8767	3.5150	2.1100	7.4290
Line	Values given by the method	1.8762	3.5150	2.1165	7.4289
A1	2. Actual values	1.4444	3.0397	2.4391	7.4035
	Values given by the method	1.4526	3.0395	2.4259	7.4931
	1. Actual values	1.3485	3.2790	2.2610	8.4720
Line	Values given by the method	1.3647	3.2788	2.1980	8.4728
A2	2. Actual values	1.9518	3.2190	2.3030	1.0010
	Values given by the method	1.9371	3.2186	2.3660	1.0010
	1. Actual values	0.9852	3.5120	2.1110	6.4860
Line	Values given by the method	1.0042	3.5119	2.0973	6.4859
A3	2. Actual values	1.8235	3.2190	2.3030	1.1220
	Values given by the method	1.8493	3.2210	2.2196	1.1211

Table 17. Results of the diagnosis of faulty Blocks B, C, and D for different values of the defective
resistors RB1, RC1, and RD1.

	Actual Value in $\Omega$	Value, in $\Omega$ , Given by the Method
RB1	30	29.999
	55	55.000
RC1	45	45.001
	100	100.001
RD1	50	49.999
	150	150.011

**Table 18.** Results of the diagnosis of faulty Block K for different values of the defective resistors RK1, RK2, and RK3.

	Actual Value in $\Omega$	Value, in $\Omega$ , Given by the Method
RK1	10	10.000
	<i>7</i> 5	74.997
RK2	10	10.004
	50	50.005
RK3	2	2.002
	90	90.006

### 5. Conclusions

Parametric fault diagnosis of analog circuits of very high frequency consisting of a distributed parameter transmission line, as well as lumped linear passive and active elements has not been discussed in the literature till now. This paper deals with the problem and proposes a method that covers all aspects of the fault diagnosis. First, the faulty area is determined, and then, the faulty component inside this area is located and its value estimated. There are three areas in the circuit, called blocks, including the DPTL (Block A) and two lumped circuits terminating the line (Blocks B and C). It is assumed that only one block may be faulty and only one component of the faulty Block B or C can be defective. The blocks may include IC devices if they can be represented by realistic linear models. The example is the operational amplifier circuit designed so that the operational amplifiers operate in the linear regions. In the DPTL, all the p-u-l parameters can deviate from their nominal values, leading to the fault of the line. This concept can be directly extended to the circuits, including more than one DPTL and more than three blocks, as illustrated in Example 3.

The proposed diagnostic method employs voltage measurements from two terminals of the DPTL, and no current measurements are required. It takes full advantage of the measured amplitude and phase at one frequency only. Numerical examples reveal that the method successfully determines the faulty block and the faulty element inside this block. The obtained values of the faulty elements are quite accurate. The iterative method utilized by the diagnostic method is effective, fast, and does not require great computing power. The proposed iteration Formula (9) is useful when the standard Formula (8) fails. In the numerical examples where such a situation occurred, it helps to find the solution. The method is limited to single fault diagnosis, which occurs most frequently in analog circuits. The temperature changes of the parameters are neglected because the temperature coefficients of resistance and capacitance of the elements used in the circuits of very high frequency have low values.

A drawback of the proposed diagnostic method is that, sometimes, it gives the actual fault accompanied by a virtual one. In 2.2% of the diagnosed cases, the method failed.

**Author Contributions:** M.T. provided the idea, managed the paper, and wrote the manuscript; S.H. implemented the method, chose illustrative examples, and performed the numerical experiments. All authors read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Conflicts of Interest: The authors declare no conflict of interest.

#### References

- 1. Gizopoulos, D. Advances in Electronic Testing: Challenges and Methodologies; Springer: Dordrecht, The Netherlands, 2006.
- 2. Kabisatpathy, P.; Barua, A.; Sinha, S. Fault Diagnosis of Analog Integrated Circuits; Springer: Dordrecht, The Netherlands, 2005.
- 3. Sun, Y. (Ed.) Test and Diagnosis of Analogue, Mixed-Signal and RF Integrated Circuits: The System on Chip Approach; IET Digital Library: London, UK, 2008.
- 4. Binu, D.; Kariyappa, B.S. A survey on fault diagnosis of analog circuits: Taxonomy and state of the art. *Int. J. Electron. Commun.* **2017**, 73, 68–83, doi:10.1016/j.aeue.2017.01.002.
- 5. Fontana, G.; Luchetta, A.; Manetti, S.; Piccirilli, M.C. An unconditionally sound algorithm for testability analysis in linear time-invariant electrical networks. *Int. J. Circ. Theor. Appl.* **2016**, 44, 1308–1340, doi:10.1002/cta.2164.
- 6. Fontana, G.; Luchetta, A.; Manetti, S.; Piccirilli, M.C. A fast algorithm for testability analysis of large linear time-invariant networks. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2017**, *64*, 1564–1575, doi:10.1002/cta.2164.
- 7. Tang, X.; Xu, A.; Li, R.; Zhu, M.; Dai, J. Simulation-based diagnostic model for automatic testability analysis of analog circuit. *IEEE Trans. Comput. Aided Des. Integr. Circuit Syst.* **2018**, *37*, 1483–1493, doi:10.1109/TCAD.2017.2762647.
- 8. Grasso, F.; Luchetta, A.; Manetti, S.; Piccirilli, M.C. A method for the automatic selection of test frequencies in analog fault diagnosis. *IEEE Trans. Instrum. Meas.* **2007**, *56*, 2322–2329, doi:10.1109/TIM.2007.907947.
- 9. Saeedi, S.; Pishgar, S.H.; Eslami, M. Optimum test point selection method for analog fault dictionary techniques. *Analog Integr. Circuits Signal Proc.* **2019**, *100*, 167–179, doi:10.1007/s10470-019-01453-7.
- 10. Djordjevic, S.; Pesic, M.T. A fault verification method based on the substitution theorem and voltage-current phase relationship. *J. Electron. Test.* **2020**, *36*, 617–629, doi:10.1007/s10836-020-05901-5.
- 11. Gao, T.; Yang, J.; Jiang, S. A novel incipient fault diagnosis method for analog circuits based on GMKL-SVM and wavelet fusion features. *IEEE Trans. Instrum. Meas.* **2021**, *70*, 3502315, doi:10.1109/TIM.2020.3024337.
- Tadeusiewicz, M.; Hałgas, S. A method for multiple soft fault diagnosis of linear analog circuits. Measurement 2019, 131, 714–722, doi:10.1016/j.measurement.2018.09.001.
- 13. Yang, C. Multiple soft fault diagnosis of analog filter circuit based on genetic algorithm. *IEEE Access* **2020**, *8*, 8193–8201, doi:10.1109/ACCESS.2020.2964054.
- Deng, Y.; Liu, N. Soft fault diagnosis in analog circuits based on bispectral models. J. Electron. Test. 2017, 33, 543–557, doi:10.1007/s10836-017-5686-5.
- 15. Li, Y.; Zhang, R.; Guo, Y.; Huan, P.; Zhang, M. Nonlinear soft fault diagnosis of analog circuits based on RCCA-SVM. *IEEE Access* **2020**, *8*, 60951–60963, doi:10.1109/ACCESS.2020.2982246.
- 16. Tadeusiewicz, M.; Hałgas, S. A new approach to multiple soft fault diagnosis of analog BJT and CMOS circuits. *IEEE Trans. Instrum. Meas.* **2015**, *64*, 2688–2695, doi:10.1109/TIM.2015.2421712.
- 17. Tadeusiewicz, M.; Hałgas, S. A method for local parametric fault diagnosis of a broad class of analog integrated circuits. *IEEE Trans. Instrum. Meas.* **2018**, *67*, 328–337, doi:10.1109/TIM.2017.2775438.
- 18. Tadeusiewicz, M.; Kuczynski, A.; Hałgas, S. Catastrophic fault diagnosis of a certain class of nonlinear analog circuits. *Circuits Syst. Signal Process.* **2015**, *34*, 353–375, doi:10.1007/s00034-014-9857-7.
- 19. Kladovscikov, L.; Jurgo, M.; Navickas, R. Desing of an oscillation-based BISTS system for active analog intergrated filters in 0.18 μm CMOS. *Electronics* **2019**, *8*, 813, doi:10.3390/electronics8070813.
- Bindi, M.; Grasso, F.; Luchetta, A.; Manetti, S.; Piccirilli, M.C. Smart monitoring and fault diagnosis of joints in high voltage electrical transmission lines. In Proceedings of the 6th International Conference on Soft Computing & Machine Intelligence, Johannesburg, South Africa, 19–20 November 2019; pp. 40–44, doi:10.1109/ISCMI47871.2019.9004307.
- 21. Binu, D.; Kariyappa, B.S.; Ride N.N. A new rider optimization algorithm-based network for fault diagnosis in analog circuits. *IEEE Trans. Instrum. Meas.* **2019**, *68*, 2–26, doi:10.1109.TIM/2018.2836058.
- 22. Yuan, L.; He, Y.; Huang, J.; Sun, Y. A new neural-network-based fault diagnosis approach for analog circuits by using kurtosis and entropy as a preprocessor. *IEEE Trans. Instrum. Meas.* **2010**, *59*, 586–595, doi:10.1109/TIM.2009.2025068.
- 23. Paul, C.R. Analysis of Multiconductor Transmission Lines, 2nd ed.; John Wiley & Sons Inc.: New York, NY, USA, 2008.
- 24. Tadeusiewicz, M.; Hałgas, S. A method for diagnosing soft short and open faults in distributed parameter multiconductor transmission lines. *Electronics* **2021**, *10*, 35, doi:10.3390/electronics10010035.