

Article

Modulating the Filamentary-Based Resistive Switching Properties of HfO₂ Memristive Devices by Adding Al₂O₃ Layers

Mamathamba Kalishettyhalli Mahadevaiah ^{1,*}, Eduardo Perez ¹, Marco Lisker ^{1,2}, Markus Andreas Schubert ¹, Emilio Perez-Bosch Quesada ¹, Christian Wenger ^{1,3} and Andreas Mai ^{1,2}

- ¹ IHP Leibniz-Institut für Innovative Mikroelektronik, 15236 Frankfurt (Oder), Germany; perez@ihp-microelectronics.com (E.P.); lisker@ihp-microelectronics.com (M.L.); schuberta@ihp-microelectronics.com (M.A.S.); quesada@ihp-microelectronics.com (E.P.-B.Q.); wenger@ihp-microelectronics.com (C.W.); mai@ihp-microelectronics.com (A.M.)
² Technische Hochschule Wildau, 15745 Wildau, Germany
³ BTU Cottbus-Senftenberg, 01968 Cottbus, Germany
* Correspondence: kalishettyhalli@ihp-microelectronics.com; Tel.: +49-335-5625-352

Abstract: The resistive switching properties of HfO₂ based 1T-1R memristive devices are electrically modified by adding ultra-thin layers of Al₂O₃ into the memristive device. Three different types of memristive stacks are fabricated in the 130 nm CMOS technology of IHP. The switching properties of the memristive devices are discussed with respect to forming voltages, low resistance state and high resistance state characteristics and their variabilities. The experimental I–V characteristics of set and reset operations are evaluated by using the quantum point contact model. The properties of the conduction filament in the on and off states of the memristive devices are discussed with respect to the model parameters obtained from the QPC fit.



Citation: Kalishettyhalli Mahadevaiah, M.; Perez, E.; Lisker, M.; Schubert, M.A.; Perez-Bosch Quesada, E.; Wenger, C.; Mai, A. Modulating the Filamentary-Based Resistive Switching Properties of HfO₂ Memristive Devices by Adding Al₂O₃ Layers. *Electronics* **2022**, *11*, 1540. <https://doi.org/10.3390/electronics11101540>

Academic Editor: Anna Richelli

Received: 18 March 2022

Accepted: 9 May 2022

Published: 11 May 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Keywords: bi-layers; quantum point contact model; memristive device; embedded applications; variability; conductive filament; CMOS compatibility

1. Introduction

Novel applications, such as edge computing [1], big-data processing [2,3], image recognition [4] etc., demand efficient computing techniques and advancements in memory storage technologies [5]. CMOS compatibility, low power consumption, low cost, good endurance, fast switching, etc., are among the other features which are expected from the new memory technologies [6]. Besides the fact that the oxide-based memristive devices can exhibit all the above-mentioned features, it is also possible to monolithically integrate them with the CMOS logic on the same process nodes [7]. This adds to an advantage of using the memristive devices for embedded storage applications [8].

The memristive devices fabricated on silicon substrates are mainly used for memory storage [9], embedded [8] and neuromorphic computing applications [10]. Apart from silicon substrates, the memristive devices are also realized on polymer substrates for applications in the field of flexible electronics [11]. Oxides such as TiO₂ [12], NiO [13], ZnO [14], etc., among many others, are used as a physically flexible switching material in memristive devices. Further, the memristive devices are fabricated on glass substrates, which have low thermal conductivities, compared to silicon substrates [15]. The glass substrates favor the diffusion of oxygen vacancies [16]. An improved resistive switching performance in terms of higher memory window (MW), better endurance characteristics and lower value of reset voltages are reported in various oxides, such as HfO_x [15], SnO₂ [16], TaO_x [17] and MoO₃ [18]. This work mainly focuses on the memristive devices which are fabricated on the silicon substrates.

Among other memristive device types, the filamentary-based memristive devices have the advantages of good retention, fast switching and CMOS compatibility [19]. Resistive switching in the filamentary-based memristive devices is due to the redox reactions taking place at the switching layer, under the influence of electric fields [20]. Hafnium oxide (HfO_2), acting as a memristive switching layer, is one of the most extensively studied material in the literature [21,22]. The availability of the deposition processes and its CMOS compatibility are the main reasons for the wide usage of the material [23]. However, HfO_2 memristive devices integrated in back-end-of-line (BEOL) CMOS technology exhibit increased intrinsic device variabilities [24]. This challenge of reducing the variability in HfO_2 -based memristive devices led to the investigations on further CMOS compatible materials [25]. Various oxides, such as Al_2O_3 , TiO_2 , Ta_2O_5 , SiO_2 , etc., among many others, have been used in combination with HfO_2 layers [26]. The material combinations are used either as ionic doping or in the form of stacked memristive layers, i.e., bi-layer, tri-layer and multi-layer memristive devices [27–29].

Due to their diverse potential applications, Al_2O_3 | HfO_2 bi-layers have been widely investigated in the literature [30,31]. The type of process and the precursors used for the deposition of Al_2O_3 layers plays a vital role for the performance of the memristive bi-layer devices [30–33]. Further, the aluminum oxide layer is widely used as a tunnel barrier in various kinds of memristive devices [34,35]. Various improvements of the resistive switching properties are reported in terms of uniform switching voltages and reduced dispersions of the high resistance state (HRS) [31], analog switching properties [33], etc.

The conduction filament (CF) properties in single layer memristive devices are discussed frequently with respect to the quantum point contact (QPC) model by various research groups [36–38]. Memristive switching oxides, such as HfO_2 [38] and TaO_x [39], are mainly used for the study. However, in the case of memristive bi-layers, in particular, Al_2O_3 | HfO_2 based devices, the resistive switching properties of the devices are discussed quite often, but the properties of their CF with respect to QPC are very seldomly discussed. Hence, in this work, the filamentary-based resistive switching properties of memristive HfO_2 devices are altered by adding the Al_2O_3 layers, which are deposited by using atomic layer deposition (ALD). Three different memristive layer stacks are compared in terms of their resistive switching behaviors. Further, the modulation in their conductive filament properties is analyzed within the frame work of the quantum point contact (QPC) model. The experimental I-V curves of the memristive devices from the set and reset operations are fitted using the QPC model for the low-resistance state (LRS) and the high-resistance state (HRS), respectively. Finally, the CF properties are discussed with respect to the model parameters obtained by fitting the experimental I–V characteristics to the QPC model.

2. Experimental

The integrated 1T–1R memristor devices are fabricated using the standard 130 nm CMOS technology of IHP. The CMOS transistor of gate length 130 nm and gate width 150 nm has its drain terminal connected to the bottom electrode (BE) of the memristor device. This forms a series connection between the memristive module and the CMOS transistor. Figure 1 shows the EDX with TEM cross section of the integrated 1T-1R memristive device. The integration of the memristor module into BEOL CMOS technology reduces the parasitic RC.





Figure 1. TEM cross-section of an integrated 1T–1R memristor device, fabricated in 130 nm CMOS technology. The inset micrograph illustrates the memristor module.

The memristor module, which is essentially a metal–insulator–metal (MIM) structure, is placed between metals 2 and 3 in the AlCu BEOL interconnects as shown in Figure 1. The BE of the memristor module consists of sputter deposited TiN of 150 nm thickness. The switching layers are deposited on top of the BE, using a CMOS compatible thermal ALD process at 300 °C. Aluminum oxide (Al_2O_3) layers are deposited by alternate pulsing of trimethylaluminum ($\text{Al}_2(\text{CH}_3)_6$) as a precursor and water (H_2O) as a reactant. Further, the deposition of HfO_2 takes place by the alternate pulsing of hafniumtetrachloride (HfCl_4) as a precursor and water (H_2O) as a reactant. In order to avoid gas phase reactions, an inert gas purge is performed after every pulse, which removes the unreacted precursor and reactants, and the byproducts of the self-termination reactions from the deposition chamber. The switching layers are deposited in three different types of stacks, namely, V1, V2 and V3, as illustrated in Table 1. The V1 variant is the reference sample, which consists of a single layer HfO_2 of 8 nm thickness. The V2 and V3 variants consists of thin Al_2O_3 layers of 1 and 2 nm thickness, respectively deposited on top of the TiN BE, in addition to the HfO_2 layer of 8 nm thickness, which is deposited successively without vacuum breakage. Eventually, V1, V2 and V3 device types comprise total dielectric layer thicknesses of 8, 9 and 10 nm, respectively. The presence of the thin Al_2O_3 layers is verified by the TEM cross section with EDX analysis as shown in Figure 2. The top electrode (TE) deposition of 7 nm thick Ti and 150 nm thick TiN above the dielectric switching layers prepares the MIM stack for subsequent process steps. The patterning of the MIM stack is one of the crucial steps in the memristor module fabrication and was realized by standard MIM module fabrication of a qualified SiGe–BiCMOS technology. The approach consists of an improved fabrication technique with a spacer and encapsulation process steps. Further details can be found in [40].

Table 1. Variants of memristive devices with respective layer thicknesses.

Description	V1 (nm)	V2 (nm)	V3 (nm)
TiN TE	150	150	150
Ti	7	7	7
HfO ₂	8	8	8
Al ₂ O ₃	-	1	2
TiN BE	150	150	150

**Figure 2.** Cross-sectional TEM images with EDX elemental mapping of memristor modules in (a) V1 (b) V2 and (c) V3 variants.

The TEM and the energy dispersive X-ray (EDX) images were prepared using the Tecnai Osiris tool, which was operated at 200 kV. EDX analysis was performed in the scanning TEM mode using the software Esprit from Bruker. Further, the EDX measurements were quantified using the Cliff–Lormier method. The TEM lamella of samples were prepared by using the NVision 40 focused ion beam (FIB) tool from Zeiss. The surface of the samples was protected by using a carbon layer deposited through ion beam deposition technique. The prepared lamellas were lifted out using a micromanipulator. X-ray photoelectron spectroscopy (XPS) depth profile measurements were carried on a PHI5000 Versaprobe II tool with an Al K α X-ray source (1486.6 eV) at 89.7 W.

The presence of thin Al₂O₃ layers was verified by using TEM and EDX analyses as shown in Figure 2. However, the stoichiometry of them was not determined using the EDX technique due to the limitation of their depth resolution. Further, the Al₂O₃ films were deposited using an industry standard TALD process with negligible nucleation delay with respect to their growth cycles [41]. The films were grown layer by layer using a self-terminated surface reaction process; they are reported widely in the literature to be stoichiometric [42,43]. Additionally, the Al₂O₃ layers grown on silicon substrates were analyzed using X-ray photoelectron spectroscopy (XPS) depth profile analysis for their stoichiometry as shown in Figure 3. The ratio of O/Al atomic concentrations was determined to be ~1.5, indicating the Al₂O₃ layers as being stoichiometric.

Electrical measurements of 1T-1R V1, V2 and V3 devices were performed under identical DC conditions at room temperature. The resistive switching performance of the memristive devices was tested with a Keithley 4200-SCS semiconductor parameter analyzer connected to a FormFactor PMV200 manual probe station. The characterization of the memristive devices begins with a crucial and onetime operation step called forming. During forming, the drain voltage (V_D) is double swept from 0 to 4 V while grounding the source terminal (S) and biasing the gate terminal (G) to 1.5 V. The forming operation is followed by reset and set operations. The reset operation was performed at a gate bias (V_G) of 2.9 V and, the source voltage (V_S) was double swept from 0 to 2 V while grounding the drain terminal (D). The set operation was performed similar to forming, except that the V_D was double swept from 0 to 2 V while grounding S. Finally, 10 devices of each variant were programmed by 50 subsequent cycles of set and reset operations.




Figure 3. XPS depth profile analysis of Al_2O_3 layers deposited using TALD process at $300\text{ }^\circ\text{C}$.

3. Quantum Point Contact (QPC) Modelling

The conduction filament (CF) properties of V1, V2 and V3 memristive devices were analyzed using the QPC model. The reset and set I–V characteristics were used to model the conduction properties of the CF in HRS and LRS states of the memristive devices, respectively. The HRS I–V characteristics are modeled as [36]

$$I = \frac{2e}{h} \frac{G}{G_0} \left(eV + \frac{1}{\alpha} \text{Ln} \left[\frac{1 + e^{\alpha(\phi - \beta eV)}}{1 + e^{\alpha[\phi + (1 - \beta)eV]}} \right] \right) \quad (1)$$

where I is the measured current, V is the applied voltage, β is the potential drop at the cathode and anode interfaces, e is the elementary charge of an electron, h is the plank's constant, G/G_0 is the conductance parameter which is also equal to number of CFs at very low voltages, ϕ is the potential barrier height, and α is the parameter related to the potential barrier thickness (T_B). Due to the asymmetry of the potential drop at the two ends of the CF, the β value is estimated to be 1. The presence of a potential barrier disrupting the CF is assumed in the HRS for all the three different types of devices V1, V2 and V3. A value of G/G_0 equal to 1 is assumed. According to Lian et al., in the case of low voltages and high enough potential barriers, Equation (1) converges as below [37]:

$$I = \frac{2e}{h} N e^{(-\alpha\phi)} \left[V + \frac{\alpha\beta}{2} V^2 \right] \quad (2)$$

where N is the number of CFs at HRS, which is assumed to be 1. The current limiting transistor is connected in series with the memristor device in a 1T–1R test structure. Considering the real case scenario of testing the memristive devices in the form of arrays, the read operation of the HRS takes place in the linear region of the transistor [44]. The resistance of the transistor at this point is negligible compared to the resistance of the memristive device [44]. Hence, the resistance of the select transistor is not taken into account for the HRS simulation using the QPC model.

Due to the metallic-like conductivity of the CF in the LRS of the memristive devices, the barrier confinement parameter α collapses to zero, resulting in a linear I–V relation. The resistance of the transistor in this case is comparable to the memristive device and hence cannot be neglected [45]. The value of R is determined from the simulations and electrical

characterization of the transistor. Finally, the LRS currents equation within the frame work of QPC model is illustrated as [38]

$$I = \frac{NG_o}{1 + NG_oR}V \quad (3)$$

where $G_o = 2e^2/h = (12.9 \text{ k}\Omega)^{-1}$ is the quantum conductance unit, N is the number of CFs and, and $R = 3 \text{ k}\Omega$ is the series resistance extracted from the transistor output characteristics.

The expression for the width of the potential barrier (T_B) in the HRS state of the memristive device is illustrated as [36]

$$T_B = \frac{h\alpha}{2\pi^2} \sqrt{\frac{2\Phi}{m^*}} \quad (4)$$

where m^* is the effective mass of the electron within the CF.

The radius of constriction (R_B) of the CF in the HRS state of the memristive device is expressed as [36]

$$R_B = \frac{hz_o}{2\pi\sqrt{2\Phi m^*}} \quad (5)$$

where z_o is the first zero of the Bessel function J_o [36]. The value of z_o is equal to 2.404.

4. Results and Discussion

The mean values of the forming voltages with their dispersions versus the total dielectric thickness of V1, V2 and V3 memristive devices are as shown in Figure 4. Furthermore, the corresponding I–V characteristics of the forming operations are illustrated in Figure 5. The forming voltages increase with the addition of the Al_2O_3 layers in the V2 and V3 devices. According to the literature, the forming voltage of the memristive devices is directly proportional to the thickness of the dielectric and inversely proportional to the square root of the dielectric constant (\sqrt{k}) [46,47]. The effective thicknesses of the memristive layers in V1, V2 and V3 devices are 8, 9 and 10 nm, respectively. Additionally, the measured dielectric constants of Al_2O_3 and HfO_2 are ~ 8.5 and ~ 22 , respectively. The increase in the effective dielectric thickness with the addition of Al_2O_3 layers, which also has lower dielectric constant, plays a major role in the increase in the forming voltages observed in Figure 4.




Figure 4. Mean values of forming voltages with error bars versus the total dielectric thickness of memristive device variants fabricated in 130 nm CMOS technology of IHP.




Figure 5. Forming I–V characteristics of (a) V1, (b) V2 and (c) V3 device variants. The characteristics of individual devices from each variant are represented in grey, and the computed median curves are represented in blue.

Further, the breakdown voltages of pure Al_2O_3 layers are investigated in MIM devices without CMOS transistors as shown in Figure 6a, and their corresponding schematic of the layer stacks are illustrated in the inset images. Figure 6b illustrates the TEM images with EDX analysis of single layer Al_2O_3 (6 nm) MIM devices with and without Ti. The images are included to verify the thickness of the Al_2O_3 dielectric layer under study. Due to the oxygen scavenging properties of Ti, the devices with 7 nm Ti layer exhibit lower breakdown voltages compared to the devices without the Ti layer. However, the single layer Al_2O_3 -based MIM devices with and without the Ti layer exhibit higher breakdown voltages compared to V1, V2 and V3 devices. This clearly demonstrates the higher strength of Al_2O_3 layers for breakdown.

The variability in the LRS and HRS currents are analyzed with respect to the DC set operations. The values of the LRS and HRS currents of V1, V2 and V3 devices are extracted at a V_D value of 0.2 V. The box plots of LRS and HRS currents illustrated in Figures 7 and 8 are determined from 10 devices of each variant type. Figure 7 provides the summary of LRS currents distribution of all the three memristive device types. The mean values of the LRS currents increase with the thickness of the Al_2O_3 layers in the memristive stack. Furthermore, the addition of the Al_2O_3 layers reduces the variability of the LRS currents. The HRS currents extracted from 10 devices of V1, V2 and V3 devices are as shown in Figure 8. The mean values of the HRS currents increase with the thickness of the Al_2O_3 layers. The memory window (MW), which is essentially the on/off ratio of the memristive devices, is determined from the ratio of the LRS current values to the HRS current values. Both the LRS and HRS current values increase with the addition of the Al_2O_3 layers. As illustrated in Table 2, the mean values of the on/off ratios are determined to be, 86, 73, and 62 for V1, V2, and V3 devices, respectively. The increase in the LRS and HRS currents are discussed later in the same section, with respect to the QPC modeling. Although the values of the on/off ratios are reduced in V2 and V3 memristive devices, the variability in the on and off state currents of the resistive switching operations are also considerably reduced as shown in Figures 7 and 8. This reduction in variability is one of the basic

requirements of the memristive devices to utilize them for multi-level operation [48]. The memristive devices with a capability of multi-level operation are suitable for neuromorphic computing applications [49]. Although V3 devices exhibited higher forming voltage and lower memory window compared to V1 and V2 devices, the reduction in their LRS and HRS current variabilities makes them suitable for multi-level operation. The lower formation energy of oxygen vacancies in Al₂O₃ layers compared to HfO₂ layers may be responsible for the reduction in the LRS and HRS current variability [50,51].




Figure 6. The single layer Al₂O₃–based MIM devices with and without Ti layer are (a) electrically characterized for their breakdown voltages (the inset images illustrate the schematic of the layer stack) and (b) material characterized by using cross-sectional TEM images with EDX elemental mapping.

Table 2. The mean values of memory window (MW) of V1, V2 and V3 devices determined from the respective mean values of LRS and HRS currents.

Description	V1	V2	V3
Mean LRS (A)	1.61×10^{-5}	2.35×10^{-5}	2.63×10^{-5}
Mean HRS (A)	1.88×10^{-7}	3.2×10^{-7}	4.23×10^{-7}
MW (Mean LRS/Mean HRS)	~86	~73	~62




Figure 7. LRS currents extracted from DC set operations of V1, V2 and V3 memristive devices.




Figure 8. HRS currents extracted from DC set operations of V1, V2 and V3 memristive devices.

Figure 9 illustrates the QPC model fit for the experimental I–V characteristics of the mean values of the LRS currents from DC set operations of V1, V2 and V3 devices in the V_D range of 0 to 0.5 V. The LRS curves are fitted using Equation 3, and the model parameter N , which is the number of CFs in the memristive device, is extracted. It can be clearly seen that the LRS current values increase with the addition of Al_2O_3 layers. Additionally, the value of N increases as well with the thickness of the Al_2O_3 layer as illustrated in Table 3. The increase in the conduction values and the value of N with the addition of Al_2O_3 layers signifies the growth of stronger conduction filaments [52].

Table 3. The fitting parameter N extracted from the QPC model fit for LRS curves.

Description	N
V1	1.43
V2	2.33
V3	2.73




Figure 9. Experimental I–V characteristics (symbols) associated with the mean LRS currents extracted from DC set operations of V1, V2 and V3 memristive devices. The solid lines are simulated characteristics using the QPC model for LRS (Equation (3)).

The experimental I–V characteristics of the mean values of the HRS currents from DC reset operations of V1, V2 and V3 devices in the vs. range of 0 to 0.5 V are fitted using the QPC model as shown in Figure 10. Equation (2) is used for the fit, and the parameters α and φ are extracted. The values of the extracted model parameters are as illustrated in Table 4. The corresponding parabolic potential barriers of V1, V2 and V3 devices are schematically represented as shown in Figure 11. The values of α and φ obtained for V1 devices are comparable with the results from Grossi et al. [53]. The potential barrier height (φ) increases with the addition of Al_2O_3 layers. However, the HRS current levels increase as well with the addition of Al_2O_3 layers. During reset, the oxygen vacancies start to move toward the Ti layer due to which the CF gets partially re-oxidized and the constriction of the filament takes place near the BE interface [54]. Additionally, the dissolution of the CF is restricted in the Al_2O_3 layers due to the lower mobility of the oxygen vacancies compared to that of HfO_2 layers [33]. Hence, the constriction point becomes more localized with the addition of Al_2O_3 layers. Further, the claim is supported by the decrease in the shape parameter (α) and the T_B/R_B ratio as illustrated in Table 4. The ratios of T_B/R_B are determined from Equations (4) and (5). Additionally, the ratios are calculated instead of their individual values in order to omit the complex estimations and calculations related to the effective mass of the electron in the CF of the bi-layer memristive devices.

Table 4. The fitting parameters α and φ extracted from the QPC model fit for HRS curves and the determined ratios of T_B/R_B .

Description	α	φ	T_B/R_B
V1	17.61	0.29	1.35
V2	8.37	0.53	1.17
V3	6.75	0.6	1.07




Figure 10. Experimental I–V characteristics (symbols) associated with the mean HRS currents extracted from DC reset operations of V1, V2 and V3 memristive devices. The solid lines are simulated characteristics using the QPC model for HRS (Equation (2)).




Figure 11. Schematic representation of the energy band diagram of the conductive filament potential barrier in (a) V1, (b) V2 and (c) V3 memristive devices. E is the energy of electrons, x is the direction of current flow in the filament, E_F is the Fermi level and ϕ is the potential barrier height with respect to the Fermi level.

5. Conclusions

The resistive switching behavior of hafnium oxide (HfO_2) based single-layer memristive devices are compared with $Al_2O_3 | HfO_2$ based bi-layer memristive devices. With the addition of Al_2O_3 layers, the LRS as well as HRS currents are increased, and the resistive on/off ratio is slightly decreased from 86 to 62, but finally the variabilities of read-out currents are strongly reduced. Furthermore, the CF properties are analyzed and discussed with respect to QPC modeling. The experimental I–V curves fit accurately with the QPC model. The addition of thin Al_2O_3 layers result in increasing the diameter of the conduction filaments in LRS and increasing the potential barrier height in HRS combined with reduced barrier thickness, resulting in localized constriction points of filaments. These results provide a promising platform for multi-level switching with high performance.

Author Contributions: For research conceptualization, C.W. and M.K.M.; methodology, M.K.M., M.L., E.P., C.W. and A.M.; physical analysis of the samples, M.A.S.; writing—original draft preparation, M.K.M.; writing—review and editing, M.K.M., E.P., M.L., E.P.-B.Q., M.A.S., A.M. and C.W.; supervision, C.W., A.M., M.L. and E.P. All authors have read and agreed to the published version of the manuscript.

Funding: The authors would like to thank the financial support of Deutsche Forschungsgemeinschaft (German Research Foundation) with Project-ID SFB1461 and of the Federal Ministry of Education and Research of Germany under grant numbers 16ES1002, 16FMD01K, 16FMD02 and 16FMD03, and 16ME0092. The publication of this article was funded by the Open Access Fund of the Leibniz Association.

Data Availability Statement: The datasets generated during and/or analyzed during the study are available from the corresponding author on reasonable request.

Acknowledgments: The authors would like to thank the IHP cleanroom staff for wafer preparation as well as IHPs “Technology and Material Research Department” for excellent support and contributions to this work.

Conflicts of Interest: The authors declare no conflict of interest regarding the publishing of this article.

References

1. Tang, X.; Giacomini, E.; Cadareanu, P.; Gore, G.; Gaillardon, P.-E. A RRAM-based FPGA for Energy-efficient Edge Computing. In Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 9–13 March 2020; pp. 144-a–144-f.
2. Pastur-Romay, L.A.; Cedrón, F.; Pazos, A.; Porto-Pazos, A.B. Deep artificial neural networks and neuromorphic chips for big data analysis: Pharmaceutical and bioinformatics applications. *Int. J. Mol. Sci.* **2016**, *17*, 1313. [CrossRef] [PubMed]
3. Brown, K.A.; Brittman, S.; Maccaferri, N.; Jariwala, D.; Celano, U. Machine Learning in Nanoscience: Big Data at Small Scales. *Nano Lett.* **2019**, *20*, 2–10. [CrossRef] [PubMed]
4. Chen, Z.; Gao, B.; Zhou, Z.; Huang, P.; Li, H.; Ma, W.; Zhu, D.; Liu, L.; Liu, X.; Kang, J.; et al. Optimized learning scheme for grayscale image recognition in a RRAM based analog neuromorphic system. In Proceedings of the 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015; p. 17.
5. Krestinskaya, O.; James, A.P.; Chua, L.O. Neuromemristive Circuits for Edge Computing: A Review. *IEEE Trans. Neural Netw. Learn. Syst.* **2019**, *31*, 4–23. [CrossRef] [PubMed]
6. Sheu, S.-S.; Cheng, K.-H.; Chang, M.-F.; Chiang, P.-C.; Lin, W.-P.; Lee, H.-Y.; Chen, P.-S.; Chen, Y.-S.; Wu, T.-Y.; Chen, F.T.; et al. Fast-write resistive RAM (RRAM) for embedded applications. *IEEE Des. Test Comput.* **2010**, *28*, 64–71. [CrossRef]
7. Embedded Staff. Monolithic Embedded RRAM Presents Challenges, Opportunities. 2016. Available online: <https://www.embedded.com/monolithic-embedded-rram-presents-challenges-opportunities/> (accessed on 9 January 2022).
8. Yin, S.; Kim, Y.; Han, X.; Barnaby, H.; Yu, S.; Luo, Y.; He, W.; Sun, X.; Kim, J.-J.; Seo, J.-S. Monolithically Integrated RRAM- And CMOS-Based In-Memory Computing Optimizations for Efficient Deep Learning. *IEEE Micro* **2019**, *39*, 54–63. [CrossRef]
9. Levisse, A.; Giraud, B.; Noel, J.-P.; Moreau, M.; Portal, J.-M. RRAM Crossbar Arrays for Storage Class Memory Applications: Throughput and Density Considerations. In Proceedings of the 2018 Conference on Design of Circuits and Integrated Systems (DCIS), Lyon, France, 14–16 November 2018; pp. 1–6. [CrossRef]
10. Mahadevaiah, M.; Perez, E.; Wenger, C.; Grossi, A.; Zambelli, C.; Olivo, P.; Zahari, F.; Kohlstedt, H.; Ziegler, M. Reliability of CMOS Integrated Memristive HfO₂ Arrays with Respect to Neuromorphic Computing. In Proceedings of the 2019 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 31 March–4 April 2019; pp. 1–4. [CrossRef]
11. Gergel-Hackett, N.; Tedesco, J.L.; Richter, C.A. Memristors With Flexible Electronic Applications. *Proc. IEEE* **2012**, *100*, 1971–1978. [CrossRef]
12. Gergel-Hackett, N.; Hamadani, B.; Dunlap, B.; Suehle, J.; Richter, C.; Hacker, C.; Gundlach, D. A Flexible Solution-Processed Memristor. *IEEE Electron Device Lett.* **2009**, *30*, 706–708. [CrossRef]
13. Yun, H.-W.; Woo, H.K.; Oh, S.J.; Hong, S.-H. Flexible NiO nanocrystal-based resistive memory device fabricated by low-temperature solution-process. *Curr. Appl. Phys.* **2020**, *20*, 288–292. [CrossRef]
14. Seo, J.W.; Park, J.-W.; Lim, K.S.; Kang, S.J.; Hong, Y.H.; Yang, J.H.; Fang, L.; Sung, G.Y.; Kim, H.-K. Transparent flexible resistive random-access memory fabricated at room temperature. *Appl. Phys. Lett.* **2009**, *95*, 133508.
15. Basnet, P.; Pahinkar, D.G.; West, M.P.; Perini, C.J.; Graham, S.; Vogel, E.M. Substrate dependent resistive switching in amorphous-HfO_x memristors: An experimental and computational investigation. *J. Mater. Chem. C* **2020**, *8*, 5092–5101. [CrossRef]
16. Almeida, S.; Aguirre, B.; Marquez, N.; McClure, J.; Zubia, D. Resistive Switching of SnO₂ Thin Films on Glass Substrates. *Integr. Ferroelectr.* **2011**, *126*, 117–124. [CrossRef]
17. Sophocleous, M.; Mohammadian, N.; Majewski, L.A.; Georgiou, J. Solution-processed, low voltage tantalum-based memristive switches. *Mater. Lett.* **2020**, *269*, 127676. [CrossRef]

18. Rasool, A.; Amiruddin, R.; Mohamed, I.R.; Kumar, M.S. Fabrication and characterization of resistive random access memory (ReRAM) devices using molybdenum trioxide (MoO_3) as switching layer. *Superlattices Microstruct.* **2020**, *147*, 106682. [[CrossRef](#)]
19. Woo, J.; Yu, S. Resistive Memory-Based Analog Synapse: The Pursuit for Linear and Symmetric Weight Update. *IEEE Nanotechnol. Mag.* **2018**, *12*, 36–44. [[CrossRef](#)]
20. Mahadevaiah, M.K.; Perez, E.; Wenger, C. Influence of specific forming algorithms on the device-to-device variability of memristive Al-doped HfO_2 arrays. *J. Vac. Sci. Technol. B Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.* **2020**, *38*, 013201. [[CrossRef](#)]
21. Sokolov, A.S.; Jeon, Y.-R.; Kim, S.; Ku, B.; Lim, D.; Han, H.; Chae, M.G.; Lee, J.; Gil Ha, B.; Choi, C. Influence of oxygen vacancies in ALD HfO_{2-x} thin films on non-volatile resistive switching phenomena with a $\text{Ti}/\text{HfO}_{2-x}/\text{Pt}$ structure. *Appl. Surf. Sci.* **2018**, *434*, 822–830. [[CrossRef](#)]
22. Duncan, D.; Magyari-Kope, B.; Nishi, Y. Ab-Initio Modeling of the Resistance Switching Mechanism in RRAM Devices: Case Study of Hafnium Oxide (HfO_2). *MRS Proc.* **2012**, *1430*. [[CrossRef](#)]
23. Huang, C.-Y.; Jieng, J.-H.; Jang, W.-Y.; Lin, C.-H.; Tseng, T.-Y. Improved Resistive Switching Characteristics by Al_2O_3 Layers Inclusion in HfO_2 -Based RRAM Devices. *ECS Solid State Lett.* **2013**, *2*, P63–P65. [[CrossRef](#)]
24. Fantini, A.; Goux, L.; Clima, S.; Degraeve, R.; Redolfi, A.; Adelman, C.; Polimeni, G.; Chen, Y.Y.; Komura, M.; Belmonte, A.; et al. Engineering of $\text{Hf}_{1-x}\text{Al}_x\text{O}_y$ amorphous dielectrics for high-performance RRAM applications. In *2014 IEEE 6th International Memory Workshop (IMW)*; IEEE: Piscataway, NJ, USA, 2014; pp. 1–4. [[CrossRef](#)]
25. Chen, Y.Y.; Roelofs, R.; Redolfi, A.; Degraeve, R.; Crotti, D.; Fantini, A.; Clima, S.; Govoreanu, B.; Komura, M.; Goux, L.; et al. Tailoring switching and endurance/retention reliability characteristics of HfO_2/Hf RRAM with Ti, Al, Si dopants. In *Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers*, Honolulu, HI, USA, 9–12 June 2014; pp. 1–2. [[CrossRef](#)]
26. Wong, H.S.P.; Lee, H.Y.; Yu, S.; Chen, Y.S.; Wu, Y.; Chen, P.S.; Lee, B.; Chen, F.T.; Tsai, M.J. Metal–oxide RRAM. *Proc. IEEE* **2012**, *100*, 1951–1970. [[CrossRef](#)]
27. Huang, X.; Wu, H.; Gao, B.; Sekar, D.C.; Dai, L.; Kellam, M.; Bronner, G.; Deng, N.; Qian, H. $\text{HfO}_2/\text{Al}_2\text{O}_3$ multilayer for RRAM arrays: A technique to improve tail-bit retention. *Nanotechnology* **2016**, *27*, 395201. [[CrossRef](#)]
28. Li, J.; Zhang, T.; Duan, Q.; Li, L.; Yang, Y.; Huang, R. Engineering resistive switching behavior in TaO_x based memristive devices for non-von Neuman computing applications. In *Proceedings of the 2018 China Semiconductor Technology International Conference (CSTIC)*, Shanghai, China, 11–12 March 2018; pp. 1–3. [[CrossRef](#)]
29. Bousoulas, P.; Michelakaki, I.; Skotadis, E.; Tsigkourakos, M.; Tsoukalas, D. Low-Power Forming Free $\text{TiO}_{2-x}/\text{HfO}_{2-y}/\text{TiO}_{2-x}$ -Trilayer RRAM Devices Exhibiting Synaptic Property Characteristics. *IEEE Trans. Electron Devices* **2017**, *64*, 3151–3158. [[CrossRef](#)]
30. Azzaz, M.; Benoist, A.; Vianello, E.; Garbin, D.; Jalaguier, E.; Cagli, C.; Charpin, C.; Bernasconi, S.; Jeannot, S.; Dewolf, T.; et al. Benefit of $\text{Al}_2\text{O}_3/\text{HfO}_2$ bilayer for BEOL RRAM integration through 16kb memory cut characterization. In *Proceedings of the European Solid-State Device Research Conference*, Graz, Austria, 14–18 September 2015; pp. 266–269. [[CrossRef](#)]
31. Yu, S.; Wu, Y.; Chai, Y.; Provine, J.; Wong, H.-S.P. Characterization of switching parameters and multilevel capability in $\text{HfO}_x/\text{AlO}_x$ bi-layer RRAM devices. In *Proceedings of the International Symposium on VLSI Technology, Systems, and Applications*, Hsinchu, Taiwan, 25–27 April 2011; pp. 106–107. [[CrossRef](#)]
32. Goux, L.; Fantini, A.; Kar, G.; Chen, Y.Y.; Jossart, N.; Degraeve, R.; Clima, S.; Govoreanu, B.; Lorenzo, G.; Pourtois, G.; et al. *2012 Symposium on VLSI Technology (VLSIT)*; IEEE: Honolulu HI, USA, 2014; pp. 159–160. [[CrossRef](#)]
33. Woo, J.; Moon, K.; Song, J.; Lee, S.; Kwak, M.; Park, J.; Hwang, H. Improved Synaptic Behavior Under Identical Pulses Using $\text{AlO}_x/\text{HfO}_2$ Bilayer RRAM Array for Neuromorphic Systems. *IEEE Electron Device Lett.* **2016**, *37*, 994–997. [[CrossRef](#)]
34. Chand, U.; Huang, K.-C.; Huang, C.-Y.; Tseng, T.-Y. Mechanism of Nonlinear Switching in HfO_2 -Based Crossbar RRAM With Inserting Large Bandgap Tunneling Barrier Layer. *IEEE Trans. Electron Devices* **2015**, *62*, 3665–3670. [[CrossRef](#)]
35. Banerjee, W.; Xu, X.; Lv, H.; Liu, Q.; Long, S.; Liu, M. Variability Improvement of $\text{TiO}_x/\text{Al}_2\text{O}_3$ Bilayer Nonvolatile Resistive Switching Devices by Interfacial Band Engineering with an Ultrathin Al_2O_3 Dielectric Material. *ACS Omega* **2017**, *2*, 6888–6895. [[CrossRef](#)]
36. Miranda, E.; Walczyk, C.; Wenger, C.; Schroeder, T. Model for the Resistive Switching Effect in HfO_2 MIM Structures Based on the Transmission Properties of Narrow Constrictions. *IEEE Electron Device Lett.* **2010**, *31*, 609–611. [[CrossRef](#)]
37. Lian, X.; Long, S.; Cagli, C.; Buckley, J.; Miranda, E.; Liu, M.; Sune, J. Quantum point contact model of filamentary conduction in resistive switching memories. In *Proceedings of the 2012 13th International Conference on Ultimate Integration on Silicon*, Grenoble, France, 5–7 of March 2012; pp. 101–104. [[CrossRef](#)]
38. Prócel, L.M.; Trojman, L.; Moreno, J.; Crupi, F.; Maccaronio, V.; Degraeve, R.; Goux, L.; Simoen, E. Experimental evidence of the quantum point contact theory in the conduction mechanism of bipolar HfO_2 -based resistive random access memories. *J. Appl. Phys.* **2013**, *114*, 074509. [[CrossRef](#)]
39. Lian, X.; Wang, M.; Rao, M.; Yan, P.; Yang, J.J.; Miao, F. Characteristics and transport mechanisms of triple switching regimes of TaO_x memristor. *Appl. Phys. Lett.* **2017**, *110*, 173504. [[CrossRef](#)]
40. Mahadevaiah, M.K.; Lisker, M.; Fraschke, M.; Marschmeyer, S.; Schmidt, D.; Wenger, C.; Perez, E.; Mai, A. (Invited) Optimized HfO_2 -Based MIM Module Fabrication for Emerging Memory Applications. *ECS Trans.* **2019**, *92*, 211–221. [[CrossRef](#)]
41. Puurunen, R.L. Surface chemistry of atomic layer deposition: A case study for the trimethylaluminum/water process. *J. Appl. Phys.* **2005**, *97*, 121301. [[CrossRef](#)]

42. Jakschik, S.; Schroeder, U.; Hecht, T.; Gutsche, M.; Seidl, H.; Bartha, J.W. Crystallization behavior of thin ALD- Al_2O_3 films. *Thin Solid Films* **2003**, *425*, 216–220. [[CrossRef](#)]
43. Knoops, H.C.M.; Potts, S.E.; Bol, A.A.; Kessels, W.M.M. Atomic layer deposition. In *Handbook of Crystal Growth*; Elsevier: Amsterdam, The Netherlands, 2015; pp. 1101–1134.
44. Grossi, A.; Perez, E.; Zambelli, C.; Olivo, P.; Miranda, E.; Roelofs, R.; Woodruff, J.; Raisanen, P.; Li, W.; Givens, M.; et al. Impact of the precursor chemistry and process conditions on the cell-to-cell variability in 1T-1R based HfO_2 RRAM devices. *Sci. Rep.* **2018**, *8*, 1–11. [[CrossRef](#)] [[PubMed](#)]
45. Perez, E.; Grossi, A.; Zambelli, C.; Olivo, P.; Wenger, C. Impact of the Incremental Programming Algorithm on the Filament Conduction in HfO_2 -Based RRAM Arrays. *IEEE J. Electron Devices Soc.* **2017**, *5*, 64–68. [[CrossRef](#)]
46. McPherson, J.W.; Kim, J.; Shanware, A.; Mogul, H.; Rodriguez, J. Trends in the ultimate breakdown strength of high dielectric-constant materials. *IEEE Trans. Electron Devices* **2003**, *50*, 1771–1778. [[CrossRef](#)]
47. Sokolov, A.S.; Son, S.K.; Lim, D.; Han, H.H.; Jeon, Y.-R.; Lee, J.H.; Choi, C. Comparative study of Al_2O_3 , HfO_2 , and HfAlO_x for improved self-compliance bipolar resistive switching. *J. Am. Ceram. Soc.* **2017**, *100*, 5638–5648. [[CrossRef](#)]
48. Pérez, E.; Pérez-Ávila, A.; Romero-Zaliz, R.; Mahadevaiah, M.; Quesada, E.P.-B.; Roldán, J.; Jiménez-Molinos, F.; Wenger, C. Optimization of Multi-Level Operation in RRAM Arrays for In-Memory Computing. *Electronics* **2021**, *10*, 1084. [[CrossRef](#)]
49. Milo, V.; Anzalone, F.; Zambelli, C.; Perez, E.; Mahadevaiah, M.K.; Ossorio, O.G.; Olivo, P.; Wenger, C.; Ielmini, D. Optimized programming algorithms for multilevel RRAM in hardware neural networks. In Proceedings of the 2021 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 21–25 March 2021; pp. 1–6.
50. Peng, C.-S.; Chang, W.-Y.; Lee, Y.-H.; Lin, M.-H.; Chen, F.; Tsai, M.-J.; Cho, J.-Y.; Yang, T.-Y.; Park, Y.-J.; Joo, Y.-C. Improvement of Resistive Switching Stability of HfO_2 Films with Al Doping by Atomic Layer Deposition. *Electrochem. Solid State Lett.* **2012**, *15*, H88. [[CrossRef](#)]
51. Yu, S.; Gao, B.; Dai, H.; Sun, B.; Liu, L.; Liu, X.; Han, R.; Kang, J.; Yu, B. Improved Uniformity of Resistive Switching Behaviors in HfO_2 Thin Films with Embedded Al Layers. *Electrochem. Solid State Lett.* **2010**, *13*, H36–H38. [[CrossRef](#)]
52. Grossi, A.; Zambelli, C.; Olivo, P.; Miranda, E.; Stikanov, V.; Schroeder, T.; Walczyk, C.; Wenger, C. Relationship among Current Fluctuations during Forming, Cell-To-Cell Variability and Reliability in RRAM Arrays. In Proceedings of the 2015 IEEE International Memory Workshop (IMW), Monterey, CA, USA, 17–20 May 2015. [[CrossRef](#)]
53. Grossi, A.; Zambelli, C.; Olivo, P.; Crespo-Yepes, A.; Martin-Martinez, J.; Rodríguez, R.; Nafria, M.; Perez, E.; Wenger, C. Electrical characterization and modeling of 1T-1R RRAM arrays with amorphous and poly-crystalline HfO_2 . *Solid State Electron.* **2017**, *128*, 187–193. [[CrossRef](#)]
54. Lian, X.; Cartoixa, X.; Miranda, E.; Perniola, L.; Rurali, R.; Long, S.; Liu, M.; Suñé, J. Multi-scale quantum point contact model for filamentary conduction in resistive random access memories devices. *J. Appl. Phys.* **2014**, *115*, 244507. [[CrossRef](#)]