Next Article in Journal
Side-Channel Evaluation Methodology on Software
Next Article in Special Issue
Electromagnetic and Power Side-Channel Analysis: Advanced Attacks and Low-Overhead Generic Countermeasures through White-Box Approach
Previous Article in Journal
Practical and Provably Secure Distributed Aggregation: Verifiable Additive Homomorphic Secret Sharing
Previous Article in Special Issue
Securing Additive Manufacturing with Blockchains and Distributed Physically Unclonable Functions
Open AccessArticle

Secure Boot for Reconfigurable Architectures

Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC 28223, USA
*
Author to whom correspondence should be addressed.
Received: 26 August 2020 / Revised: 21 September 2020 / Accepted: 23 September 2020 / Published: 25 September 2020
(This article belongs to the Special Issue Feature Papers in Hardware Security)
Reconfigurable computing is becoming ubiquitous in the form of consumer-based Internet of Things (IoT) devices. Reconfigurable computing architectures have found their place in safety-critical infrastructures such as the automotive industry. As the target architecture evolves, it also needs to be updated remotely on the target platform. This process is susceptible to remote hijacking, where the attacker can maliciously update the reconfigurable hardware target with tainted hardware configuration. This paper proposes an architecture of establishing Root of Trust at the hardware level using cryptographic co-processors and Trusted Platform Modules (TPMs) and enable over the air updates. The proposed framework implements a secure boot protocol on Xilinx based FPGAs. The project demonstrates the configuration of the bitstream, boot process integration with TPM and secure over-the-air updates for the hardware reconfiguration. View Full-Text
Keywords: secure boot; cyber-physical system security; embedded systems; Field Programmable Gate Array (FPGA); hardware primitives; Internet of Things (IoT) security secure boot; cyber-physical system security; embedded systems; Field Programmable Gate Array (FPGA); hardware primitives; Internet of Things (IoT) security
Show Figures

Figure 1

MDPI and ACS Style

Siddiqui, A.S.; Gui, Y.; Saqib, F. Secure Boot for Reconfigurable Architectures. Cryptography 2020, 4, 26. https://0-doi-org.brum.beds.ac.uk/10.3390/cryptography4040026

AMA Style

Siddiqui AS, Gui Y, Saqib F. Secure Boot for Reconfigurable Architectures. Cryptography. 2020; 4(4):26. https://0-doi-org.brum.beds.ac.uk/10.3390/cryptography4040026

Chicago/Turabian Style

Siddiqui, Ali S.; Gui, Yutian; Saqib, Fareena. 2020. "Secure Boot for Reconfigurable Architectures" Cryptography 4, no. 4: 26. https://0-doi-org.brum.beds.ac.uk/10.3390/cryptography4040026

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop