Next Article in Journal
Prediction of Bucket Fill Factor of Loader Based on Three-Dimensional Information of Material Surface
Previous Article in Journal
A Secure Authentication Scheme for Teleservices Using Multi-Server Architecture
Previous Article in Special Issue
High-Level Design Optimizations for Implementing Data Stream Sketch Frequency Estimators on FPGAs
 
 
Search for Articles:
Title / Keyword
Author / Affiliation / Email
Journal
Article Type
 
 
Advanced Search
 
Section
Special Issue
Volume
Issue
Number
Page
 
Journals
Electronics
Volume 11
Issue 18
10.3390/electronics11182840
Review Report
electronics-logo
Submit to this Journal Review for this Journal Propose a Special Issue
► Article Menu

Article Menu

share Share announcement Help format_quote Cite question_answer Discuss in SciProfiles
Article
Peer-Review Record

XML-Based Automatic NIOS II Multi-Processor System Generation for Intel FPGAs

Electronics 2022, 11(18), 2840; https://0-doi-org.brum.beds.ac.uk/10.3390/electronics11182840
by Haotian Cao * and Uwe Meyer-Baese
Reviewer 1:
Sergio Raul Rivera
Reviewer 2:
Ionel Zagan
Electronics 2022, 11(18), 2840; https://0-doi-org.brum.beds.ac.uk/10.3390/electronics11182840
Submission received: 12 July 2022 / Revised: 5 September 2022 / Accepted: 6 September 2022 / Published: 8 September 2022
(This article belongs to the Special Issue Recent FPGA Architectures and Applications)

Round 1

Reviewer 1 Report

The paper is outstanding, there are some minors mistakes, please correct it, please see the attached file

Comments for author File: Comments.pdf

Author Response

Thank you for kindly reviewing our paper. The answers of corresponding comments has been attached in the file

Author Response File: Author Response.docx

Reviewer 2 Report

The paper tackles a relevant topic related to rapid prototyping of hardware/software co-design based on FPGAs, proposing a novel system generator to effortlessly design a multiple NIOS II soft-processor core systems.

The FPGA overview is well presented. In the methodology section the authors present the HW/SW co-design process, the mechanism of multiprocessor generator and the programming on Multi-NIOS II systems. How is the structure of Xilinx FPGAs compared to those from Intel-Altera?

The section 4, results, is too brief and do not present sufficient the project results and contributions. Figure 18 must be clearer and discussed more extensively. The paper is relatively full, however it needs some improvements:

- The improvements achieved with the presented project should have been more clearly highlighted.

- How would the complexity of the Multi-NIOS II systems be reflected in the real-time system responses?

- Can a comparison be made with MicroBlaze -Xilinx?

Besides discussions section, the task assignments and the runtime of the application vs. number of NIOS II cores are well described. What operating system was used with NIOS II?  Maybe the related work section should be written separately. The reference section is relatively OLD (articles from the period 2020-2022 are not cited), it does NOT cite new and relevant articles in the research area.

In particular, it is not clear whether the authors' contributions and research innovation to this publication.

Author Response

Thank you for your patiently review. The answers of corresponding comments has been attached in the file

Author Response File: Author Response.pdf

Round 2

Reviewer 2 Report

The paper has been improved sufficiently to be accepted for publication.

Back to TopTop