Next Article in Journal / Special Issue
Study of Back Biasing Schemes for ULV Logic from the Gate Level to the IP Level
Previous Article in Journal / Special Issue
MOS Current Mode Logic Near Threshold Circuits
Article

Comparative Study of Charge Trapping Type SOI-FinFET Flash Memories with Different Blocking Layer Materials

1
National Institute of Advanced Industrial Science and Technology (AIST), 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan
2
National Institute for Materials Science (NIMS), 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan
*
Author to whom correspondence should be addressed.
J. Low Power Electron. Appl. 2014, 4(2), 153-167; https://0-doi-org.brum.beds.ac.uk/10.3390/jlpea4020153
Received: 28 February 2014 / Revised: 1 June 2014 / Accepted: 3 June 2014 / Published: 20 June 2014
(This article belongs to the Special Issue Selected Papers from IEEE S3S Conference 2013)
The scaled charge trapping (CT) type silicon on insulator (SOI) FinFET flash memories with different blocking layer materials of Al2O3 and SiO2 have successfully been fabricated, and their electrical characteristics including short-channel effect (SCE) immunity, threshold voltage (Vt) variability, and the memory characteristics have been comparatively investigated. It was experimentally found that the better SCE immunity and a larger memory window are obtained by introducing a high-k Al2O3 blocking layer instead of a SiO2 blocking layer. It was also confirmed that the variability of Vt before and after one program/erase (P/E) cycle is almost independent of the blocking layer materials. View Full-Text
Keywords: charge trapping (CT); flash memory; silicon on insulator (SOI); FinFET; blocking layer; high-k metal gate; variability charge trapping (CT); flash memory; silicon on insulator (SOI); FinFET; blocking layer; high-k metal gate; variability
Show Figures

Figure 1

MDPI and ACS Style

Liu, Y.; Nabatame, T.; Matsukawa, T.; Endo, K.; O'uchi, S.; Tsukada, J.; Yamauchi, H.; Ishikawa, Y.; Mizubayashi, W.; Morita, Y.; Migita, S.; Ota, H.; Chikyow, T.; Masahara, M. Comparative Study of Charge Trapping Type SOI-FinFET Flash Memories with Different Blocking Layer Materials. J. Low Power Electron. Appl. 2014, 4, 153-167. https://0-doi-org.brum.beds.ac.uk/10.3390/jlpea4020153

AMA Style

Liu Y, Nabatame T, Matsukawa T, Endo K, O'uchi S, Tsukada J, Yamauchi H, Ishikawa Y, Mizubayashi W, Morita Y, Migita S, Ota H, Chikyow T, Masahara M. Comparative Study of Charge Trapping Type SOI-FinFET Flash Memories with Different Blocking Layer Materials. Journal of Low Power Electronics and Applications. 2014; 4(2):153-167. https://0-doi-org.brum.beds.ac.uk/10.3390/jlpea4020153

Chicago/Turabian Style

Liu, Yongxun, Toshihide Nabatame, Takashi Matsukawa, Kazuhiko Endo, Shinichi O'uchi, Junichi Tsukada, Hiromi Yamauchi, Yuki Ishikawa, Wataru Mizubayashi, Yukinori Morita, Shinji Migita, Hiroyuki Ota, Toyohiro Chikyow, and Meishoku Masahara. 2014. "Comparative Study of Charge Trapping Type SOI-FinFET Flash Memories with Different Blocking Layer Materials" Journal of Low Power Electronics and Applications 4, no. 2: 153-167. https://0-doi-org.brum.beds.ac.uk/10.3390/jlpea4020153

Find Other Styles

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Back to TopTop