Next Article in Journal
Analytical Performance of the Threshold Voltage and Subthreshold Swing of CSDG MOSFET
Next Article in Special Issue
Experimental Evaluation of SAFEPOWER Architecture for Safe and Power-Efficient Mixed-Criticality Systems
Previous Article in Journal
A 50.5 ns Wake-Up-Latency 11.2 pJ/Inst Asynchronous Wake-Up Controller in FDSOI 28 nm
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2019, 9(1), 9; https://0-doi-org.brum.beds.ac.uk/10.3390/jlpea9010009
Action Date Notes Link
article xml file uploaded 19 February 2019 08:42 CET Original file -
article xml uploaded. 19 February 2019 08:42 CET Update https://0-www-mdpi-com.brum.beds.ac.uk/2079-9268/9/1/9/xml
article pdf uploaded. 19 February 2019 08:42 CET Version of Record https://0-www-mdpi-com.brum.beds.ac.uk/2079-9268/9/1/9/pdf
article html file updated 20 February 2019 06:30 CET Original file -
article html file updated 1 March 2019 05:24 CET Update -
article html file updated 3 April 2019 23:08 CEST Update -
article html file updated 12 April 2019 10:19 CEST Update -
article html file updated 26 April 2019 14:41 CEST Update -
article html file updated 15 October 2019 05:55 CEST Update -
article html file updated 11 February 2020 17:02 CET Update -
article html file updated 19 July 2022 07:56 CEST Update https://0-www-mdpi-com.brum.beds.ac.uk/2079-9268/9/1/9/html
Back to TopTop