Methods and Architectures for Dependability of Embedded or Integrated Systems

A special issue of Applied Sciences (ISSN 2076-3417). This special issue belongs to the section "Electrical, Electronics and Communications Engineering".

Deadline for manuscript submissions: closed (31 December 2021) | Viewed by 2190

Special Issue Editor


E-Mail Website
Guest Editor
Grenoble Alpes University, CNRS, Grenoble INP, TIMA, 38000 Grenoble, France
Interests: integrated systems; computer architecture; VLSI design methods and CAD tools; dependability analysis; secure circuits; robust circuits; fault-tolerant architectures; concurrent checking; test

Special Issue Information

Dear Colleagues,

An increasing number of systems must today satisfy dependability constraints, encompassing in particular safety, availability, and/or security. These systems can be equipment assembling off-the-shelf components on printed circuit boards, often called embedded systems, or they can be integrated systems, often built from a set of functional blocks (IPs). Additionally, several constraints must today match together in many systems. As an example, critical electronic systems in cars have constraints about functional safety (ISO 26262) but also require security to avoid hacking. Similarly, SCADA equipment requires availability, but also security. Online test, fault tolerance, aging monitoring and dynamic adaptation, reconfiguration, and side channel mitigation are non-exhaustive examples of approaches used in this context.

This Special Issue looks for original papers presenting ways to improve and/or validate any dependability attribute of such systems, either at block level, circuit (integrated system) level or in electronic control units, used in many industrial contexts. Contributions are being sought on methods (methodology, algorithms, tools, etc.), descriptions of new or optimized hardware/software functions or building blocks (IPs), or real-life application demonstrations with optimized system-level assembling of existing blocks. Taking advantage of emerging technologies to improve dependability attributes is another possibility, as any new proposed direction in the global scope.

Prof. Régis Leveugle
Guest Editor

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Applied Sciences is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2400 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Keywords

  • online test
  • fault tolerance
  • dependable architectures
  • aging mitigation
  • emerging technologies for dependability
  • embedded systems
  • integrated systems
  • circuit design
  • dependability

Published Papers (1 paper)

Order results
Result details
Select all
Export citation of selected articles as:

Research

19 pages, 1195 KiB  
Article
Memory and Cache Contention Denial-of-Service Attack in Mobile Edge Devices
by Won Cho and Joonho Kong
Appl. Sci. 2021, 11(5), 2385; https://0-doi-org.brum.beds.ac.uk/10.3390/app11052385 - 08 Mar 2021
Viewed by 1580
Abstract
In this paper, we introduce a memory and cache contention denial-of-service attack and its hardware-based countermeasure. Our attack can significantly degrade the performance of the benign programs by hindering the shared resource accesses of the benign programs. It can be achieved by a [...] Read more.
In this paper, we introduce a memory and cache contention denial-of-service attack and its hardware-based countermeasure. Our attack can significantly degrade the performance of the benign programs by hindering the shared resource accesses of the benign programs. It can be achieved by a simple C-based malicious code while degrading the performance of the benign programs by 47.6% on average. As another side-effect, our attack also leads to greater energy consumption of the system by 2.1× on average, which may cause shorter battery life in the mobile edge devices. We also propose detection and mitigation techniques for thwarting our attack. By analyzing L1 data cache miss request patterns, we effectively detect the malicious program for the memory and cache contention denial-of-service attack. For mitigation, we propose using instruction fetch width throttling techniques to restrict the malicious accesses to the shared resources. When employing our malicious program detection with the instruction fetch width throttling technique, we recover the system performance and energy by 92.4% and 94.7%, respectively, which means that the adverse impacts from the malicious programs are almost removed. Full article
Show Figures

Figure 1

Back to TopTop