materials-logo

Journal Browser

Journal Browser

Design and Simulation of Electrostatic Protection Device on Semiconductors

A special issue of Materials (ISSN 1996-1944). This special issue belongs to the section "Electronic Materials".

Deadline for manuscript submissions: closed (10 August 2023) | Viewed by 2507

Special Issue Editors

School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China
Interests: ESD protection device design; simulation and modeling; system-level ESD protection

E-Mail Website
Guest Editor
National Taiwan Normal University, National Taiwan Normal University, Taibei, Taiwan
Interests: ESD protection designs; biomimetic circuit designs
Globalfoundries, Essex Junction, VT, USA
Interests: ESD protection; latchup prevention; semiconductor devices

E-Mail Website
Guest Editor
Department of Electrical Engineering, City University of Hong Kong, Tat Chee Avenue, Kowloon, Hong Kong, China
Interests: CMOS integrated circuits; high-k dielectric thin films; nanoelectronics; semiconductor device models; MOSFET; approximation theory; ballistic transport; circuit optimisation; electrostatics; elemental semiconductors; field effect transistors; nanowires; numerical analysis; sensitivity; silicon; surface potential; surface roughness; silicon compounds; dielectric thin films; tunnelling; interface states; X-ray photoelectron spectra; electron traps; hafnium compounds; SPICE
Special Issues, Collections and Topics in MDPI journals

Special Issue Information

Dear Colleagues,

Electrostatic discharge (ESD) is one of the most prevalent threats to the reliability of electronic components. ESD involves the transfer of a finite amount of charge from one object (e.g., a human body) to another (e.g., a microchip), and accounts for more than 35% of all catastrophic chip damage due to single events, as it can result in a very high current passing through the microchip in a very short period of time.  In order to protect integrated circuits from ESD stress, semiconductor manufacturers place a high priority on the design of on-chip ESD structures. With advancements in MOS processing technology, ESD-induced failures are becoming more common. Furthermore, it is becoming increasingly difficult for semiconductor companies worldwide to meet the progressively more stringent ESD protection requirements for various electronic applications, and we can anticipate that the availability of effective and robust ESD protection solutions will become essential to the commercialization of future and modern electronics. Latchup also poses a reliability threat, as it may occur during normal chip operation and lead to a runaway event that causes the chip to be destroyed. Therefore, Latchup mitigation solutions are also urgently needed in the semiconductor industry.

The main objective of this dedicated Special Issue is to engage the global ESD and Latchup community in a serious discussion through scholarly contributions specifically focused on solving major challenges in the board area of ESD and Latchup solutions for semiconductor technologies.

Dr. Zhiwei Liu
Prof. Dr. Chun-Yu Lin
Dr. Wei Liang
Prof. Dr. Hei Wong
Guest Editors

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Materials is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2600 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Keywords

  • ESD protection devices
  • latchup immunity
  • low capacitance
  • holding voltage
  • turn-on speed
  • CDM protection
  • power clamp
  • TCAD simulation
  • ESD devices modeling

Published Papers (2 papers)

Order results
Result details
Select all
Export citation of selected articles as:

Research

13 pages, 6705 KiB  
Article
ESD Research of SCR Devices under Harsh Environments
by Chien-Chun Lin and Chun-Yu Lin
Materials 2023, 16(18), 6182; https://0-doi-org.brum.beds.ac.uk/10.3390/ma16186182 - 13 Sep 2023
Viewed by 581
Abstract
In prior technology, system-level electrostatic discharge (ESD) tests under environment change conditions mainly focused on testing the effect of a high-temperature environment. i.e., the effect on internal circuits of heat generated outside. However, few studies have explored the effect of ambient relative humidity [...] Read more.
In prior technology, system-level electrostatic discharge (ESD) tests under environment change conditions mainly focused on testing the effect of a high-temperature environment. i.e., the effect on internal circuits of heat generated outside. However, few studies have explored the effect of ambient relative humidity changes on integrated circuits (ICs). Therefore, this study will analyze the performance of various ESD protection components under high ambient temperature and high ambient relative humidity. The ESD protection devices are tested for the ESD robustness of the silicon-controlled rectifiers (SCR) under a harsh environment and the measurement results are discussed and verified in the CMOS process. Full article
Show Figures

Figure 1

14 pages, 19781 KiB  
Article
π-Shape ESD Protection Design for Multi-Gbps High-Speed Circuits in CMOS Technology
by Chun-Rong Chang, Zih-Jyun Dai and Chun-Yu Lin
Materials 2023, 16(7), 2562; https://0-doi-org.brum.beds.ac.uk/10.3390/ma16072562 - 23 Mar 2023
Cited by 2 | Viewed by 1494
Abstract
CMOS integrated circuits are vulnerable to electrostatic discharge (ESD); therefore, ESD protection circuits are needed. On-chip ESD protection is important for both component-level and system-level ESD protection. In this work, on-chip ESD protection circuits for multi-Gbps high-speed applications are studied. π-shaped ESD protection [...] Read more.
CMOS integrated circuits are vulnerable to electrostatic discharge (ESD); therefore, ESD protection circuits are needed. On-chip ESD protection is important for both component-level and system-level ESD protection. In this work, on-chip ESD protection circuits for multi-Gbps high-speed applications are studied. π-shaped ESD protection circuit structures realized by staked diodes with an embedded silicon-controlled rectifier (SCR) and resistor-triggered SCR are proposed. These test circuits are fabricated in CMOS technology, and the proposed designs have been proven to have better ESD robustness and performance in high-speed applications. Full article
Show Figures

Figure 1

Back to TopTop